LP3876-ADJ
VIN VOUT
ADJ
GND
CIN
10 PF
COUT
10 PF
Tantalum
INPUT OUTPUT
3A
R1*
R2*
CFF
*
*
VOUT = 1.216 x (1+ R1
R2 )
SDSD
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
LP3876-ADJ 3A Fast Ultra Low Dropout Linear Regulator
Check for Samples: LP3876-ADJ
1FEATURES DESCRIPTION
The LP3876-ADJ fast ultra low-dropout linear
2• Ultra Low Dropout Voltage regulators operate from a +2.5V to +7.0V input
• Low Ground Pin Current supply. These ultra low dropout linear regulators
• Load Regulation of 0.08% respond very quickly to step changes in load, which
makes them suitable for low voltage microprocessor
• 1µA Quiescent Current in Shutdown Mode applications. The LP3876-ADJ is developed on a
• Specified Output Current of 3A DC CMOS process which allows low quiescent current
• Available in DDPAK/TO-263 and TO-220 operation independent of output load current. This
Packages CMOS process also allows the LP3876-ADJ to
operate under extremely low dropout conditions.
• Minimum output Capacitor Requirements
• Overtemperature/Overcurrent Protection Dropout Voltage: Ultra low dropout voltage; typically
80mV at 300mA load current and 800mV at 3A load
•−40°C to +125°C Junction Temperature Range current.
APPLICATIONS Ground Pin Current: Typically 6mA at 3A load
current.
• Microprocessor Power Supplies Shutdown Mode: Typically 1µA quiescent current
• GTL, GTL+, BTL, and SSTL bus terminators when the shutdown pin is pulled low.
• Power Supplies for DSPs Adjustable Output Voltage: The output voltage may
• SCSI Terminator be programmed via two external resistors.
• Post Regulators
• High Efficiency Linear Regulators
• Battery Chargers
• Other Battery Powered Applications
TYPICAL APPLICATION CIRCUIT
*See Application Hints
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2003–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
CONNECTION DIAGRAM
Figure 1. TO-220-5 Package (Top View) Figure 2. DDPAK/TO-263-5 Package (Top View)
Bent, Staggered Leads
Table 1. PIN DESCRIPTION for TO-220-5 and DDPAK/TO-263-5 Packages
LP3876-ADJ
Pin # Name Function
1 SD Shutdown
2 VIN Input Supply
3 GND Ground
4 VOUT Output Voltage
5 ADJ Set Output Voltage
BLOCK DIAGRAM LP3876-ADJ
2Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
ABSOLUTE MAXIMUM RATINGS (1)
If Military/Aerospace specified devices are required, please contact the Texas Instruments Semiconductor Sales
Office/ Distributors for availability and specifications.
Storage Temperature Range −65°C to +150°C
Lead Temperature (Soldering, 5 sec.) 260°C
ESD Rating (2) 2 kV
Power Dissipation (3) Internally Limited
Input Supply Voltage (Survival) −0.3V to +7.5V
Shutdown Input Voltage (Survival) −0.3V to 7.5V
Output Voltage (Survival), (4) (5) −0.3V to +6.0V
IOUT (Survival) Short Circuit Protected
(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which
the device is intended to be functional, but does not specify performance limits. For specifications and test conditions, see Electrical
Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the
device is not operated under the listed test conditions.
(2) The human body model is a 100pF capacitor discharged through a 1.5kΩresistor into each pin.
(3) At elevated temperatures, devices must be derated based on package thermal resistance. The devices in TO-220 package must be
derated at θjA = 50°C/W (with 0.5in2, 1oz. copper area), junction-to-ambient (with no heat sink). The devices in the DDPAK/TO-263
surface-mount package must be derated at θJA = 60°C/W (with 0.5in2, 1oz. copper area), junction-to-ambient. See Application Hints.
(4) If used in a dual-supply system where the regulator load is returned to a negative supply, the output must be diode-clamped to ground.
(5) The output PMOS structure contains a diode between the VIN and VOUT terminals. This diode is normally reverse biased. This diode will
get forward biased if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can
typically withstand 200mA of DC current and 1Amp of peak current.
RECOMMENDED OPERATING CONDITIONS
Input Supply Voltage (Operating)(1) 2.5V to 7.0V
Shutdown Input Voltage (Operating) −0.3V to 7.0V
Maximum Operating Current (DC) 3A
Operating Junction Temp. Range −40°C to +125°C
(1) The minimum operating value for VIN is equal to either [VOUT(NOM) + VDROPOUT] or 2.5V, whichever is greater.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LP3876-ADJ
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS LP3876-ADJ
Limits in standard typeface are for TJ= 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: VIN = VO(NOM) + 1.5V, IL= 10 mA, COUT = 10µF, VSD = 2V.
Symbol Parameter Conditions Typ (1) LP3876-ADJ (2) Units
Min Max
VOUT +1.5V ≤VIN≤7V, 10 mA ≤IL≤3A 1.198 1.234
VADJ Adjust Pin Voltage 1.216 V
1.180 1.253
IADJ Adjust Pin Input Current VOUT +1.5V ≤VIN≤7V, 10 mA ≤IL≤3A 10 100 nA
ΔVOL Output Voltage Line VOUT +1.5V ≤VIN ≤7.0V 0.02 %
0.06
Regulation (3)
ΔVO/ΔIOUT Output Voltage Load 10 mA ≤IL≤3A 0.08 %
0.14
Regulation (3)
VIN - VOUT IL= 300 mA 80 105
125
Dropout Voltage (4) mV
IL= 3A 800 1000
1200
IL= 300 mA 5 9
10
Ground Pin Current In Normal
IGND mA
Operation Mode IL= 3A 6 14
15
IGND Ground Pin Current In Shutdown VSD ≤0.3V 1 10 µA
Mode -40°C ≤TJ≤85°C 50
IO(PK) Peak Output Current VO≥VO(NOM) - 4% 4.5 A
SHORT CIRCUIT PROTECTION
ISC Short Circuit Current 6 A
SHUTDOWN INPUT
Output = High VIN 2
VSDT Shutdown Threshold V
Output = Low 0 0.3
TdOFF Turn-off delay IL= 3A 20 µs
TdON Turn-on delay IL= 3A 25 µs
ISD SD Input Current VSD = VIN 1 nA
AC PARAMETERS
VIN = VOUT + 1V, COUT = 10uF 73
VOUT = 3.3V, f = 120Hz
PSRR Ripple Rejection dB
VIN = VOUT + 0.5V, COUT = 10uF 57
VOUT = 3.3V, f = 120Hz
ρn(l/f Output Noise Density f = 120Hz 0.8 µV
BW = 10Hz – 100kHz, VOUT = 2.5V 150
enOutput Noise Voltage µV (rms)
BW = 300Hz – 300kHz, VOUT = 2.5V 100
(1) Typical numbers are at 25°C and represent the most likely parametric norm.
(2) Limits are verified by testing, design, or statistical correlation.
(3) Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage.
Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current.
(4) Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value.
Dropout voltage specification applies only to output voltages of 2.5V and above. For output voltages below 2.5V, the drop-out voltage is
nothing but the input to output differential, since the minimum input voltage is 2.5V.
4Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
-40 -20 0 20 40 60 80 100 125
JUNCTION TEMPERATURE (oC)
0
0.5
1
1.5
2
2.5
3
DC LOAD REGULATION (mV/A)
-40 -20 0 20 40 60 80 100 125
JUNCTION TEMPERATURE (oC)
0
0.5
1
1.5
2
2.5
3
'VOUT/V CHANGE IN VIN (mV)
1.8 2.3 2.8 3.3 3.8 4.3 4.8
OUTPUT VOLTAGE (V)
0
1
2
3
4
5
6
GROUND PIN CURRENT (mA)_
SHUTDOWN IQ (PA)
TEMPERATURE (oC)
-40 -20 0 20 40 60 80 100 125
0.001
0.01
0.1
1
10
0 1 2
LOAD CURRENT (A)
3
DROPOUT VOLTAGE (mV)
0
400
800
1200
200
600
1000
25oC
-40oC
125oC
4.4
4.45
4.5
4.55
4.6
4.65
4.7
4.75
4.8
4.85
4.9
OUTPUT LOAD CURRENT (A)
GROUND PIN CURRENT (mA)
125oC
25oC
-40oC
00.5 1 1.5 2 2.5 3
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
TYPICAL PERFORMANCE CHARACTERISTICS
Unless otherwise specified: TJ= 25°C, COUT = 10µF, CIN = 10µF, S/D pin is tied to VIN, VOUT = 2.5V, VIN = VO(NOM) + 1.5V, IL=
10mA
Dropout Voltage Vs Output Load Current Ground Current vs Output Load Current, VOUT = 5V
Figure 3. Figure 4.
Ground Current vs Output Voltage, IL=3A Shutdown IQvs Junction Temperature
Figure 5. Figure 6.
DC Load Reg. vs Junction Temperature DC Line Regulation vs Temperature
Figure 7. Figure 8.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LP3876-ADJ
VOUT
100mV/DIV
ILOAD
3A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
3A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
3A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
3A/DIV
TIME (50Ps/DIV)
MAGNITUDE
FREQUENCY (Hz)
0.000
0.500
1.000
1.500
2.000
2.500
3.000
100 1k 10k 100k
IL = 100mA
CIN = COUT = 10PF
NOISE (PV/ Hz
(
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise specified: TJ= 25°C, COUT = 10µF, CIN = 10µF, S/D pin is tied to VIN, VOUT = 2.5V, VIN = VO(NOM) + 1.5V, IL=
10mA VIN vs VOUT Over Temperature Noise vs Frequency
Figure 9. Figure 10.
Load Transient Response CIN = COUT = 10µF, OSCON Load Transient Response CIN = COUT = 100µF, OSCON
Figure 11. Figure 12.
Load Transient Response CIN = COUT = 100µF, POSCAP Load Transient Response CIN = COUT = 10µF, TANTALUM
Figure 13. Figure 14.
6Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
VOUT
100mV/DIV
ILOAD
1A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
1A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
1A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
1A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
1A/DIV
TIME (50Ps/DIV)
MAGNITUDE
VOUT
100mV/DIV
ILOAD
3A/DIV
TIME (50Ps/DIV)
MAGNITUDE
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise specified: TJ= 25°C, COUT = 10µF, CIN = 10µF, S/D pin is tied to VIN, VOUT = 2.5V, VIN = VO(NOM) + 1.5V, IL=
10mALoad Transient Response CIN = COUT = 100µF, TANTALUM Load Transient Response CIN = COUT = 10µF, OSCON
Figure 15. Figure 16.
Load Transient Response CIN = COUT = 100µF, OSCON Load Transient Response CIN = COUT = 100µF, POSCAP
Figure 17. Figure 18.
Load Transient Response CIN = COUT = 10µF, TANTALUM Load Transient Response CIN = COUT = 100µF, TANTALUM
Figure 19. Figure 20.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LP3876-ADJ
LOAD CURRENT (A)
STABLE REGION
COUT > 10PF
01 2 3
.001
.01
0.1
1.0
10
COUT ESR (:)
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
Application Hints
SETTING THE OUTPUT VOLTAGE
The output voltage is set using the resistors R1 and R2 (see Typical Application Circuit). The output is also
dependent on the reference voltage (typically 1.216V) which is measured at the ADJ pin. The output voltage is
given by the equation:
VOUT = VADJ x ( 1 + R1 / R2) (1)
This equation does not include errors due to the bias current flowing in the ADJ pin which is typically about 10
nA. This error term is negligible for most applications. If R1 is > 100kΩ, a small error may be introduced by the
ADJ bias current.
The tolerance of the external resistors used contributes a significant error to the output voltage accuracy, with 1%
resistors typically adding a total error of approximately 1.4% to the output voltage (this error is in addition to the
tolerance of the reference voltage at VADJ).
TURN-ON CHARACTERISTICS FOR OUTPUT VOLTAGES PROGRAMMED TO 2.0V OR BELOW
As Vin increases during start-up, the regulator output will track the input until Vin reaches the minimum operating
voltage (typically about 2.2V). For output voltages programmed to 2.0V or below, the regulator output may
momentarily exceed its programmed output voltage during start up. Outputs programmed to voltages above 2.0V
are not affected by this behavior.
EXTERNAL CAPACITORS
Like any low-dropout regulator, external capacitors are required to assure stability. these capacitors must be
correctly selected for proper performance.
INPUT CAPACITOR: An input capacitor of at least 1µF is required. Ceramic or Tantalum may be used, and
capacitance may be increased without limit
OUTPUT CAPACITOR: An output capacitor is required for loop stability. It must be located less than 1 cm from
the device and connected directly to the output and ground pins using traces which have no other currents
flowing through them (see PCB Layout section).
The minimum value of the output capacitance that can be used for stable full-load operation is 10 µF, but it may
be increased without limit. The output capacitor must have an ESR value as shown in the stable region of the
curve (below).
Figure 21. ESR Curve
CFF (Feed Forward Capacitor)
The capacitor CFF is required to add phase lead and help improve loop compensation. The correct amount of
capacitance depends on the value selected for R1 (see TYPICAL APPLICATION CIRCUIT). The capacitor
should be selected such that the zero frequency as given by the equation shown below is approximately 45 kHz:
Fz = 45,000 = 1 / ( 2 x πx R1 x CFF ) (2)
A good quality ceramic with X5R or X7R dielectric should be used for this capacitor.
8Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
SELECTING A CAPACITOR
It is important to note that capacitance tolerance and variation with temperature must be taken into consideration
when selecting a capacitor so that the minimum required amount of capacitance is provided over the full
operating temperature range. In general, a good Tantalum capacitor will show very little capacitance variation
with temperature, but a ceramic may not be as good (depending on dielectric type). Aluminum electrolytics also
typically have large temperature variation of capacitance value.
Equally important to consider is a capacitor's ESR change with temperature: this is not an issue with ceramics,
as their ESR is extremely low. However, it is very important in Tantalum and aluminum electrolytic capacitors.
Both show increasing ESR at colder temperatures, but the increase in aluminum electrolytic capacitors is so
severe they may not be feasible for some applications (see CAPACITOR CHARACTERISTICS).
CAPACITOR CHARACTERISTICS
CERAMIC: For values of capacitance in the 10 to 100 µF range, ceramics are usually larger and more costly
than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR
(typically less than 10 mΩ). However, some dielectric types do not have good capacitance characteristics as a
function of voltage and temperature.
Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or
Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V
also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of
the temperature range.
X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically
maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of
course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.
TANTALUM: Solid Tantalum capacitors are recommended for use on the output because their typical ESR is
very close to the ideal value required for loop compensation. They also work well as input capacitors if selected
to meet the ESR requirements previously listed.
Tantalums also have good temperature stability: a good quality Tantalum will typically show a capacitance value
that varies less than 10-15% across the full temperature range of 125°C to −40°C. ESR will vary only about 2X
going from the high to low temperature limits.
The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if
the ESR of the capacitor is near the upper limit of the stability range at room temperature).
ALUMINUM: This capacitor type offers the most capacitance for the money. The disadvantages are that they are
larger in physical size, not widely available in surface mount, and have poor AC performance (especially at
higher frequencies) due to higher ESR and ESL.
Compared by size, the ESR of an aluminum electrolytic is higher than either Tantalum or ceramic, and it also
varies greatly with temperature. A typical aluminum electrolytic can exhibit an ESR increase of as much as 50X
when going from 25°C down to −40°C.
It should also be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which
indicates they have poor high frequency performance. Only aluminum electrolytics that have an impedance
specified at a higher frequency (between 20 kHz and 100 kHz) should be used for the LP387X. Derating must be
applied to the manufacturer's ESR specification, since it is typically only valid at room temperature.
Any applications using aluminum electrolytics should be thoroughly tested at the lowest ambient operating
temperature where ESR is maximum.
PCB LAYOUT
Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops.
The input and output capacitors must be directly connected to the input, output, and ground pins of the LP387X
using traces which do not have other currents flowing in them (Kelvin connect).
The best way to do this is to lay out CIN and COUT near the device with short traces to the VIN, VOUT, and ground
pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its
capacitors have a "single point ground".
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LP3876-ADJ
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane
were used at the ground points of the IC and the input and output capacitors. This was caused by varying ground
potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground
technique for the regulator and it's capacitors fixed the problem.
Since high current flows through the traces going into VIN and coming from VOUT, Kelvin connect the capacitor
leads to these pins so there is no voltage drop in series with the input and output capacitors.
RFI/EMI SUSCEPTIBILITY
RFI (radio frequency interference) and EMI (electromagnetic interference) can degrade any integrated circuit's
performance because of the small dimensions of the geometries inside the device. In applications where circuit
sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must
be taken to ensure that this does not affect the IC regulator.
If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes
from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the IC.
If a load is connected to the IC output which switches at high speed (such as a clock), the high-frequency current
pulses required by the load must be supplied by the capacitors on the IC output. Since the bandwidth of the
regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency.
The means the effective output impedance of the IC at frequencies above 100 kHz is determined only by the
output capacitor(s).
In applications where the load is switching at high speed, the output of the IC may need RF isolation from the
load. It is recommended that some inductance be placed between the output capacitor and the load, and good
RF bypass capacitors be placed directly across the load.
PCB layout is also critical in high noise environments, since RFI/EMI is easily radiated directly into PC traces.
Noisy circuitry should be isolated from "clean" circuits where possible, and grounded through a separate path. At
MHz frequencies, ground planes begin to look inductive and RFI/EMI can cause ground bounce across the
ground plane.
In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not
radiate directly into adjacent layers which carry analog power and ground.
OUTPUT NOISE
Noise is specified in two ways-
Spot Noise or Output noise density is the RMS sum of all noise sources, measured at the regulator output, at
a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a
function of frequency.
Total output Noise or Broad-band noise is the RMS sum of spot noise over a specified bandwidth, usually
several decades of frequencies.
Attention should be paid to the units of measurement. Spot noise is measured in units µV/√Hz or nV/√Hz and
total output noise is measured in µV(rms).
The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a
low frequency component and a high frequency component, which depend strongly on the silicon area and
quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the
current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a
smaller package. Increasing the current drawn by the internal reference increases the total supply current
(ground pin current). Using an optimized trade-off of ground pin current and die size, LP387X achieves low noise
performance and low quiescent current operation.
The total output noise specification for LP387X is presented in the Electrical Characteristics table. The Output
noise density at different frequencies is represented by a curve under typical performance characteristics.
10 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
SHORT-CIRCUIT PROTECTION
The LP3876-ADJ is short circuit protected and in the event of a peak over-current condition, the short-circuit
control loop will rapidly drive the output PMOS pass element off. Once the power pass element shuts down, the
control loop will rapidly cycle the output on and off until the average power dissipation causes the thermal
shutdown circuit to respond to servo the on/off cycling to a lower frequency. Please refer to the section on
thermal information for power dissipation calculations.
SHUTDOWN OPERATION
A CMOS Logic level signal at the shutdown ( SD) pin will turn-off the regulator. Pin SD must be actively
terminated through a 10kΩpull-up resistor for a proper operation. If this pin is driven from a source that actively
pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be
tied to Vin if not used.
DROPOUT VOLTAGE
The dropout voltage of a regulator is defined as the minimum input-to-output differential required to stay within
2% of the nominal output voltage. For CMOS LDOs, the dropout voltage is the product of the load current and
the Rds(on) of the internal MOSFET.
REVERSE CURRENT PATH
The internal MOSFET in LP3876-ADJ has an inherent parasitic diode. During normal operation, the input voltage
is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above
the input in an application, then current flows from the output to the input as the parasitic diode gets forward
biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 200mA
continuous and 1A peak.
POWER DISSIPATION/HEATSINKING
The LP3876-ADJ can deliver a continuous current of 3A over the full operating temperature range. A heatsink
may be required depending on the maximum power dissipation and maximum ambient temperature of the
application. Under all possible conditions, the junction temperature must be within the range specified under
operating conditions. The total power dissipation of the device is given by:
PD= (VIN−VOUT)IOUT+ (VIN)IGND (3)
where IGND is the operating ground current of the device (specified under Electrical Characteristics).
The maximum allowable temperature rise (TRmax) depends on the maximum ambient temperature (TAmax) of the
application, and the maximum allowable junction temperature (TJmax):
TRmax = TJmax−TAmax (4)
The maximum allowable value for junction to ambient Thermal Resistance, θJA, can be calculated using the
formula:
θJA = TRmax / PD(5)
The LP3876-ADJ is available in TO-220 and DDPAK/DDPAK/TO-263 packages. The thermal resistance depends
on amount of copper area or heat sink, and on air flow. If the maximum allowable value of θJA calculated above
is ≥60 °C/W for TO-220 package and ≥60 °C/W for DDPAK/DDPAK/TO-263 package no heatsink is needed
since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θJA falls
below these limits, a heat sink is required.
HEATSINKING TO-220 PACKAGE
The thermal resistance of a TO-220 package can be reduced by attaching it to a heat sink or a copper plane on
a PC board. If a copper plane is to be used, the values of θJA will be same as shown in next section for
DDPAK/TO-263 package.
The heatsink to be used in the application should have a heatsink to ambient thermal resistance,
θHA≤ θJA − θCH − θJC. (6)
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LP3876-ADJ
LP3876-ADJ
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
www.ti.com
In this equation, θCH is the thermal resistance from the case to the surface of the heat sink and θJC is the thermal
resistance from the junction to the surface of the case. θJC is about 3°C/W for a TO-220 package. The value for
θCH depends on method of attachment, insulator, etc. θCH varies between 1.5°C/W to 2.5°C/W. If the exact value
is unknown, 2°C/W can be assumed.
HEATSINKING DDPAK/DDPAK/TO-263 PACKAGE
The DDPAK/DDPAK/TO-263 package uses the copper plane on the PCB as a heatsink. The tab of these
packages are soldered to the copper plane for heat sinking. Figure 22 shows a curve for the θJA of DDPAK/TO-
263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over
the copper area for heat sinking.
Figure 22. θJA vs Copper (1 Ounce) Area for DDPAK/TO-263 package
As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. The
minimum value for θJA for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.
Figure 23 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient
temperatures, assuming θJA is 35°C/W and the maximum junction temperature is 125°C.
Figure 23. Maximum power dissipation vs ambient temperature for DDPAK/TO-263 package
12 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3876-ADJ
LP3876-ADJ
www.ti.com
SNVS245C –SEPTEMBER 2003–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 12
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LP3876-ADJ
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LP3876ES-ADJ/NOPB ACTIVE DDPAK/
TO-263 KTT 5 45 RoHS-Exempt
& Green SN Level-3-245C-168 HR -40 to 125 LP3876ES
ADJ
LP3876ESX-ADJ/NOPB ACTIVE DDPAK/
TO-263 KTT 5 500 RoHS-Exempt
& Green SN Level-3-245C-168 HR -40 to 125 LP3876ES
ADJ
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LP3876ESX-ADJ/NOPB DDPAK/
TO-263 KTT 5 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 23-Sep-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP3876ESX-ADJ/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 23-Sep-2013
Pack Materials-Page 2
MECHANICAL DATA
KTT0005B
www.ti.com
BOTTOM SIDE OF PACKAGE
TS5B (Rev D)
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated