1
FEATURES
INT
A1
RESET
P00
P01
P02
P03
P04
P05
P06
P07
GND
VCC
SDA
SCL
A0
P17
P16
P15
P14
P13
P12
P11
P10
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
A0
P17
P16
P15
P14
P13
24 22 21 20 19
SDA
RESET
A1
SCL
23
7 9 10 11 128
P00
P01
P02
P03
P04
P05
1
2
3
4
5
6
18
17
16
15
14
13
P10
P11
P06
P07
P12
GND
VCC
INT
Exposed
Center
Pad
DESCRIPTION/ORDERING INFORMATION
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
LOW VOLTAGE 16-BIT I
2
C AND SMBus LOW-POWER I/O EXPANDERWITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
PW PACKAGE•Low Standby-Current Consumption of
(TOP VIEW)3µA Max•I
2
C to Parallel Port Expander•Open-Drain Active-Low Interrupt Output•Active-Low Reset Input•5-V Tolerant I/O Ports•Compatible With Most Microcontrollers•400-kHz Fast I
2
C Bus•Polarity Inversion Register•Address by Two Hardware Address Pins forUse of up to Four Devices•Latched Outputs With High-Current DriveCapability for Directly Driving LEDs•Latch-Up Performance Exceeds 100 mA Per
RTW PACKAGEJESD 78, Class II
(TOP VIEW)•ESD Protection Exceeds JESD 22– 2000-V Human-Body Model (A114-A)– 1000-V Charged-Device Model (C101)– 200-V Machine Model (A115-A)
The exposed center pad, if used, must beconnected as a secondary ground or leftelectrically open.
This 16-bit I/O expander for the two-line bidirectional bus (I
2
C) is designed for 1.65-V to 5.5-V V
CC
operation. Itprovides general-purpose remote I/O expansion for most microcontroller families via the I
2
C interface [serial clock(SCL), serial data (SDA)].
The TCA9539 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and PolarityInversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. Thesystem master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data foreach input or output is kept in the corresponding Input or output register. The polarity of the Input Port registercan be inverted with the Polarity Inversion register. All registers can be read by the system master.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2009, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
The system master can reset the TCA9539 in the event of a time-out or other improper operation by asserting alow in the RESET input. The power-on reset puts the registers in their default state and initializes the I
2
C/SMBusstate machine. Asserting RESET causes the same reset/initialization to occur without depowering the part.
The TCA9539 open-drain interrupt ( INT) output is activated when any input state differs from its correspondingInput Port register state and is used to indicate to the system master that an input state has changed.
INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, theremote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate viathe I
2
C bus. Thus, the TCA9539 can remain a simple slave device.
The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has lowcurrent consumption.
The TCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatlyreduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different addressrange.
Two hardware pins (A0 and A1) are used to program and vary the fixed I
2
C address and allow up to four devicesto share the same I
2
C bus or SMBus.
ORDERING INFORMATION
T
A
PACKAGE
(1) (2)
ORDERABLE PART NUMBER TOP-SIDE MARKING
TSSOP – PW Reel of 2000 TCA9539PWR PW539– 40 ° C to 85 ° C
QFN – RTW Reel of 3000 TCA9539RTWR PW539
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging .(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TIwebsite at www.ti.com .
2Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
TERMINAL FUNCTIONS
NO.
NAME DESCRIPTIONTSSOP QFN BGA(PW) (RTW) (ZQS)
1 22 A3 INT Interrupt output. Connect to V
CC
through a pullup resistor.2 23 B3 A1 Address input. Connect directly to V
CC
or ground.Active-low reset input. Connect to V
CC
through a pullup resistor if no active3 24 A2 RESET
connection is used.P-port input/output. Push-pull design structure. At power on, P00 is4 1 A1 P00
configured as an input.P-port input/output. Push-pull design structure. At power on, P01 is5 2 C3 P01
configured as an input.P-port input/output. Push-pull design structure. At power on, P02 is6 3 B1 P02
configured as an input.P-port input/output. Push-pull design structure. At power on, P03 is7 4 C1 P03
configured as an input.P-port input/output. Push-pull design structure. At power on, P04 is8 5 C2 P04
configured as an input.P-port input/output. Push-pull design structure. At power on, P05 is9 6 D1 P05
configured as an input.P-port input/output. Push-pull design structure. At power on, P06 is10 7 E1 P06
configured as an input.P-port input/output. Push-pull design structure. At power on, P07 is11 8 D2 P07
configured as an input.12 9 E2 GND Ground
P-port input/output. Push-pull design structure. At power on, P10 is13 10 E3 P10
configured as an input.P-port input/output. Push-pull design structure. At power on, P11 is14 11 E4 P11
configured as an input.P-port input/output. Push-pull design structure. At power on, P12 is15 12 D3 P12
configured as an input.P-port input/output. Push-pull design structure. At power on, P13 is16 13 E5 P13
configured as an input.P-port input/output. Push-pull design structure. At power on, P14 is17 14 D4 P14
configured as an input.P-port input/output. Push-pull design structure. At power on, P15 is18 15 D5 P15
configured as an input.P-port input/output. Push-pull design structure. At power on, P16 is19 16 C5 P16
configured as an input.P-port input/output. Push-pull design structure. At power on, P17 is20 17 C4 P17
configured as an input.21 18 B5 A0 Address input. Connect directly to V
CC
or ground.22 19 A5 SCL Serial clock bus. Connect to V
CC
through a pullup resistor.23 20 A4 SDA Serial data bus. Connect to V
CC
through a pullup resistor.24 21 B4 V
CC
Supply voltage
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): TCA9539
22
I/O
Port
P17-P10
Shift
Register 16 Bits
Interrupt
Logic
LP Filter
Input
Filter
23
Power-On
Reset
Read Pulse
Write Pulse
TCA9539
2
21
1
12
GND
24
VCC
3
RESET
SDA
SCL
A1
A0
INT
I2C Bus
Control
P07-P00
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
LOGIC DIAGRAM (POSITIVE LOGIC)
A. Pin numbers shown are for PW package.B. All I/Os are set to inputs at reset.
4Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
VCC
CLK
D Q
FF
Configuration
Register
Data From
Shift Register
Data From
Shift Register
Q
Write Configuration
Pulse
CLK
D Q
FF
Q
Write Pulse
Output Port
Register
Q1
Q2
GND
I/O Pin
Output Port
Register Data
CLK
D Q
FF
Q
Input Port
Register
Read Pulse
CLK
D Q
FF
Q
Polarity Inversion
Register
Write Polarity
Pulse
Input Port
Register Data
Polarity
Register Data
To INT
Data From
Shift Register
I/O Port
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
SIMPLIFIED SCHEMATIC OF P-PORT I/Os
(1)
(1) At power-on reset, all registers return to default values.
When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. Theinput voltage may be raised above V
CC
to a maximum of 5.5 V.
If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. Inthis case, there are low-impedance paths between the I/O pin and either V
CC
or GND. The external voltageapplied to this I/O pin should not exceed the recommended levels for proper operation.
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TCA9539
I
2
C Interface
SDA
SCL
Start Condition
S
Stop Condition
P
SDA
SCL
Data Line
Stable;
Data Valid
Change
of Data
Allowed
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
The bidirectional I
2
C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must beconnected to a positive supply via a pullup resistor when connected to the output stages of a device. Datatransfer may be initiated only when the bus is not busy.
I
2
C communication with this device is initiated by a master sending a Start condition, a high-to-low transition onthe SDA input/output while the SCL input is high (see Figure 1 ). After the Start condition, the device address byteis sent, MSB first, including the data direction bit (R/ W). This device does not respond to the general calladdress.
After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output duringthe high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not bechanged between the Start and Stop conditions.
On the I
2
C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remainstable during the high pulse of the clock period, as changes in the data line at this time are interpreted as controlcommands (Start or Stop) (see Figure 2 ).
A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by themaster (see Figure 1 ).
Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stopconditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line beforethe receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACKclock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (seeFigure 3 ). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly,the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and holdtimes must be met to ensure proper operation.
A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) afterthe last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high.In this event, the transmitter must release the data line to enable the master to generate a Stop condition.
Figure 1. Definition of Start and Stop Conditions
Figure 2. Bit Transfer
6Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
Data Output
by Transmitter
SCL From
Master
Start
Condition
S
1 2 8 9
Data Output
by Receiver
Clock Pulse for
Acknowledgment
NACK
ACK
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
Figure 3. Acknowledgment on I
2
C Bus
Interface Definition
BITBYTE
7 (MSB) 6 5 4 3 2 1 0 (LSB)
I
2
C slave address H H H L H A1 A0 R/ WP0x I/O data bus P07 P06 P05 P04 P03 P02 P01 P00P1x I/O data bus P17 P16 P15 P14 P13 P12 P11 P10
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TCA9539
Device Address
1 1 1 0 A1 A0
Slave Address R/W
Fixed Programmable
1
Control Register and Command Byte
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
Figure 4 shows the address byte of the TCA9539.
Figure 4. TCA9539 Address
Address Reference
INPUTS
I
2
C BUS SLAVE ADDRESSA1 A0
L L 116 (decimal), 74 (hexadecimal)L H 117 (decimal), 75 (hexadecimal)H L 118 (decimal), 76 (hexadecimal)H H 119 (decimal), 77 (hexadecimal)
The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a readoperation, while a low (0) selects a write operation.
Following the successful acknowledgment of the address byte, the bus master sends a command byte that isstored in the control register in the TCA9539. Three bits of this data byte state the operation (read or write) andthe internal register (input, output, Polarity Inversion or Configuration) that will be affected. This register can bewritten or read through the I
2
C bus. The command byte is sent only during a write transmission.
Once a command byte has been sent, the register that was addressed continues to be accessed by reads until anew command byte has been sent.
Figure 5. Control Register Bits
Command Byte
CONTROL REGISTER BITS
COMMAND POWER-UPREGISTER PROTOCOLBYTE (HEX) DEFAULTB2 B1 B0
0 0 0 0x00 Input Port 0 Read byte xxxx xxxx0 0 1 0x01 Input Port 1 Read byte xxxx xxxx0 1 0 0x02 Output Port 0 Read/write byte 1111 11110 1 1 0x03 Output Port 1 Read/write byte 1111 11111 0 0 0x04 Polarity Inversion Port 0 Read/write byte 0000 00001 0 1 0x05 Polarity Inversion Port 1 Read/write byte 0000 00001 1 0 0x06 Configuration Port 0 Read/write byte 1111 11111 1 1 0x07 Configuration Port 1 Read/write byte 1111 1111
8Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
Register Descriptions
Power-On Reset
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether thepin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes tothese registers have no effect. The default value, X, is determined by the externally applied logic level.
Before a read operation, a write transmission is sent with the command byte to indicate to the I
2
C device that theInput Port register will be accessed next.
Registers 0 and 1 (Input Port Registers)
Bit I0.7 I0.6 I0.5 I0.4 I0.3 I0.2 I0.1 I0.0
Default XXXXXXXX
Bit I1.7 I1.6 I1.5 I1.4 I1.3 I1.2 I1.1 I1.0
Default XXXXXXXX
The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by theConfiguration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from thisregister reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.
Registers 2 and 3 (Output Port Registers)
Bit O0.7 O0.6 O0.5 O0.4 O0.3 O0.2 O0.1 O0.0
Default 11111111
Bit O1.7 O1.6 O1.5 O1.4 O1.3 O1.2 O1.1 O1.0
Default 11111111
The Polarity Inversion registers (registers 4 and 5) allow Polarity Inversion of pins defined as inputs by theConfiguration register. If a bit in this register is set (written with 1), the corresponding port pin ' s polarity isinverted. If a bit in this register is cleared (written with a 0), the corresponding port pin ' s original polarity isretained.
Registers 4 and 5 (Polarity Inversion Registers)
Bit N0.7 N0.6 N0.5 N0.4 N0.3 N0.2 N0.1 N0.0
Default 00000000
Bit N1.7 N1.6 N1.5 N1.4 N1.3 N1.2 N1.1 N1.0
Default 00000000
The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register isset to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in thisregister is cleared to 0, the corresponding port pin is enabled as an output.
Registers 6 and 7 (Configuration Registers)
Bit C0.7 C0.6 C0.5 C0.4 C0.3 C0.2 C0.1 C0.0
Default 11111111
Bit C1.7 C1.6 C1.5 C1.4 C1.3 C1.2 C1.1 C1.0
Default 11111111
When power (from 0 V) is applied to V
CC
, an internal power-on reset holds the TCA9539 in a reset condition untilV
CC
has reached V
POR
. At that point, the reset condition is released and the TCA9539 registers and I
2
C/SMBusstate machine initialize to their default states. After that, V
CC
must be lowered to below 0.2 V and then back up tothe operating voltage for a power-reset cycle.
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TCA9539
RESET Input
Interrupt ( INT) Output
Bus Transactions
Writes
1 2
SCL 3 4 5 6 7 8
SDA A A A
Data 0
R/W
tpv
9
00 0 0 0 0 0 1 0.7 0.0 Data 11.7 1.0 A
S 1 1 1 0 1 A1 A0 0
tpv
P
Slave Address Command Byte Data to Port 0 Data to Port 1
Start Condition Acknowledge
From Slave
Write to Port
Data Out from Port 1
Data Out from Port 0
Data Valid
Acknowledge
From Slave Acknowledge
From Slave
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
A reset can be accomplished by holding the RESET pin low for a minimum of t
W
. The TCA9539 registers andI
2
C/SMBus state machine are held in their default states until RESET is once again high. This input requires apullup resistor to V
CC
, if no active connection is used.
An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t
iv
, thesignal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the originalsetting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at theacknowledge (ACK) bit or not acknowledge (NACK) bit after the falling edge of the SCL signal. Interrupts thatoccur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interruptduring this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.
Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an outputcannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if thestate of the pin does not match the contents of the Input Port register. Because each 8-bit port is readindependently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.
INT has an open-drain structure and requires a pullup resistor to V
CC
.
Data is exchanged between the master and TCA9539 through write and read commands.
Data is transmitted to the TCA9539 by sending the device address and setting the least-significant bit to a logic 0(see Figure 4 for device address). The command byte is sent after the address and determines which registerreceives the data that follows the command byte.
The eight registers within the TCA9539 are configured to operate as four register pairs. The four pairs are InputPorts, Output Ports, Polarity Inversion ports, and Configuration ports. After sending data to one register, the nextdata byte is sent to the other register in the pair (see Figure 6 and Figure 7 ). For example, if the first byte is sentto Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).
There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit registermay be updated independently of the other registers.
Figure 6. Write to Output Port Registers
10 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
1 2
SCL 3 4 5 6 7 8
SDA A A A
Data 0
Data to Register
R/W
9
00 0 0 0 0 1 1 MSB LSB Data1MSB LSB A
Data to Register
S 1 1 1 0 1 A1 A0 0
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5
P
Acknowledge
From Slave
Acknowledge
From Slave
Start Condition
Command ByteSlave Address
Acknowledge
From Slave
Reads
1 0 1 A1 A01 11 0 1 A1 A01 1S 0 A A A
R/W
A
PNA
S
R/W
1 MSB LSB
MSB LSB
Slave Address Acknowledge
From Slave
Command Byte
Data From Upper
or Lower Byte
of Register
Last Byte
Data
Acknowledge
From Slave Acknowledge
From Slave
Slave Address
Data From Lower
or Upper Byte
of Register
First Byte
Data
No Acknowledge
From Master
Acknowledge
From Master
At this moment, master
transmitter becomes master
receiver, and slave receiver
becomes slave transmitter.
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
Figure 7. Write to Configuration Registers
The bus master first must send the TCA9539 address with the least-significant bit set to a logic 0 (see Figure 4for device address). The command byte is sent after the address and determines which register is accessed.After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Datafrom the register defined by the command byte then is sent by the TCA9539 (see Figure 8 through Figure 10 ).
After a restart, the value of the register defined by the command byte matches the register being accessed whenthe restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restartoccurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The originalcommand byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into theregister on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, butthe data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the nextbyte read is Input Port 0.
Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the numberof data bytes received in one read transmission, but when the final byte is received, the bus master must notacknowledge the data.
Figure 8. Read From Register
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TCA9539
123456789
S11101 A1 A0 1 A 7 6 5 4 3 2 1 0 A
I0.x
7 6 5 4 3 2 1 0 A
I1.x
7 6 5 4 3 2 1 0 A
I0.x
765432101
I1.x
P
R/W
SCL
SDA
INT
tir
tiv
Read From Port 0
Data Into Port 0
Read From Port 1
Data Into Port 1
Acknowledge
From Master
Acknowledge
From Slave
Acknowledge
From Master
Acknowledge
From Master No Acknowledge
From Master
123456789
S 1 1 1 0 1 A1 A0 1 A A
I0.x
A
I1.x
A
I0.x
1
I1.x
P
R/W
SCL
SDA
INT
tir
tiv
tph
00 10 03 12
tps
tph tps
11 12
Read From Port 0
Data Into Port 0
Read From Port 1
Data Into Port 1
Data 02Data 01Data 00 Data 03
DataDataData 10
Acknowledge
From Slave Acknowledge
From Master
Acknowledge
From Master Acknowledge
From Master
No Acknowledge
From Master
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latestacknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (ReadInput Port register).B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave addresscall and actual data transfer from the P port (see Figure 8 for these details).
Figure 9. Read Input Port Register, Scenario 1
< br/ >
A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latestacknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (ReadInput Port register).B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave addresscall and actual data transfer from the P port (see Figure 8 for these details).
Figure 10. Read Input Port Register, Scenario 2
12 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
ABSOLUTE MAXIMUM RATINGS
(1)
RECOMMENDED OPERATING CONDITIONS
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
V
CC
Supply voltage range – 0.5 6 VV
I
Input voltage range
(2)
– 0.5 6 VV
O
Output voltage range
(2)
– 0.5 6 VI
IK
Input clamp current V
I
< 0 – 20 mAI
OK
Output clamp current V
O
< 0 – 20 mAI
IOK
Input/output clamp current V
O
< 0 or V
O
> V
CC
± 20 mAI
OL
Continuous output low current V
O
= 0 to V
CC
50 mAI
OH
Continuous output high current V
O
= 0 to V
CC
– 50 mAContinuous current through GND – 250I
CC
mAContinuous current through V
CC
160PW package 88θ
JA
Package thermal impedance, junction to free air
(3)
° C/WRTW package 66T
stg
Storage temperature range – 65 150 ° C
(1) Stresses beyond those listed under " absolute maximum ratings " may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under " recommended operatingconditions " is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.(3) The package thermal impedance is calculated in accordance with JESD 51-7.
MIN MAX UNIT
V
CC
Supply voltage 1.65 5.5 VSCL, SDA 0.7 × V
CC
5.5V
IH
High-level input voltage VA0, A1, RESET, P07 – P00, P17 – P10 0.7 × V
CC
5.5SCL, SDA – 0.5 0.3 × V
CCV
IL
Low-level input voltage VA0, A1, RESET, P07 – P00, P17 – P10 – 0.5 0.3 × V
CC
I
OH
High-level output current P07 – P00, P17 – P10 – 10 mAI
OL
Low-level output current P07 – P00, P17 – P10 25 mAT
A
Operating free-air temperature – 40 85 ° C
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TCA9539
ELECTRICAL CHARACTERISTICS
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP
(1)
MAX UNIT
V
IK
Input diode clamp voltage I
I
= – 18 mA 1.65 V to 5.5 V – 1.2 VV
POR
Power-on reset voltage V
I
= V
CC
or GND, I
O
= 0 1.65 V to 5.5 V 1.5 1.65 V1.65 V 1.22.3 V 1.8I
OH
= – 8 mA
3 V 2.64.75 V 4.1V
OH
P-port high-level output voltage
(2)
V1.65 V 1.82.3 V 1.7I
OH
= – 10 mA
3 V 2.54.75 V 4SDA V
OL
= 0.4 V 3V
OL
= 0.5 V 8 20I
OL
P port
(3)
1.65 V to 5.5 V mAV
OL
= 0.7 V 10 24INT V
OL
= 0.4 V 3SCL, SDA ± 1I
I
V
I
= V
CC
or GND 1.65 V to 5.5 V µAA0, A1, RESET ± 1I
IH
P port V
I
= V
CC
1.65 V to 5.5 V 1 µAI
IL
P port V
I
= GND 1.65 V to 5.5 V – 1 µA5.5 V 100 2003.6 V 30 75V
I
= V
CC
or GND, I
O
= 0,Operating mode
I/O = inputs, f
SCL
= 400 kHz
2.7 V 20 501.95 V 10 45I
CC
µA5.5 V 1.1 1.53.6 V 0.7 1.3V
I
= GND, I
O
= 0, I/O = inputs,Standby mode
f
SCL
= 0 kHz
2.7 V 0.5 11.95 V 0.3 0.9One input at V
CC
– 0.6 V,ΔI
CC
Additional current in standby mode 1.65 V to 5.5 V 1.5 mAOther inputs at V
CC
or GNDC
i
SCL V
I
= V
CC
or GND 1.65 V to 5.5 V 3 7 pFSDA 3 7C
io
V
IO
= V
CC
or GND 1.65 V to 5.5 V pFP port 3.7 9.5
(1) All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V
CC
) and T
A
= 25 ° C.(2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07 – P00 and P17 – P10) must be limited to a maximumcurrent of 100 mA, for a device total of 200 mA.(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07 – P00 and 80 mA for P17 – P10).
14 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
I
2
C INTERFACE TIMING REQUIREMENTS
RESET TIMING REQUIREMENTS
SWITCHING CHARACTERISTICS
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11 )
MIN MAX UNIT
f
scl
I
2
C clock frequency 0 400 kHzt
sch
I
2
C clock high time 0.6 µst
scl
I
2
C clock low time 1.3 µst
sp
I
2
C spike time 50 nst
sds
I
2
C serial-data setup time 100 nst
sdh
I
2
C serial-data hold time 0 nst
icr
I
2
C input rise time 20 + 0.1C
b
(1)
300 nst
icf
I
2
C input fall time 20 + 0.1C
b
(1)
300 nst
ocf
I
2
C output fall time 10-pF to 400-pF bus 20 + 0.1C
b
(1)
300 nst
buf
I
2
C bus free time between Stop and Start 1.3 µst
sts
I
2
C Start or repeated Start condition setup 0.6 µst
sth
I
2
C Start or repeated Start condition hold 0.6 µst
sps
I
2
C Stop condition setup 0.6 µst
vd(data)
Valid-data time SCL low to SDA output valid 50 nst
vd(ack)
Valid-data time of ACK condition ACK signal from SCL low to SDA (out) low 0.1 0.9 µsC
b
I
2
C bus capacitive load 400 pF
(1) C
b
= total capacitance of one bus line in pF
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 14 )
MIN MAX UNIT
t
W
Reset pulse duration 6 nst
REC
Reset recovery time 0 nst
RESET
Time to reset 400 ns
over recommended operating free-air temperature range, C
L
≤100 pF (unless otherwise noted) (see Figure 12 and Figure 13 )
FROM TOPARAMETER MIN MAX UNIT(INPUT) (OUTPUT)
t
iv
Interrupt valid time P port INT 4 µst
ir
Interrupt reset delay time SCL INT 4 µst
pv
Output data valid SCL P port 200 nst
ps
Input data setup time P port SCL 150 nst
ph
Input data hold time P port SCL 1 µs
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): TCA9539
TYPICAL CHARACTERISTICS
Temperature, °C)T (
A
Supply Current, A)
I (n
CC
8535 6010–15–40
2000
0
200
400
600
800
1000
1200
1400
1600
1800
V = 1.8 V
CC
V = 1.65 V
CC
V = 2.5 V
CC
V = 3.3 V
CC
V = 5.5 V
CC
V = 5 V
CC
8535 6010-15-40
4
2
6
8
10
12
14
16
18
20
22
0
Temperature, °C)T (
A
Supply Current, µA)
I (
CC
VCC = 3.3 V
VCC = 2.5 V
V = 5 V
CC
V = 5.5 V
CC
V = 1.8 V
CC
V = 1.65 V
CC
Supply Current, I (µA)
CC
5.0
4.5
3.5 4.0
3.02.5
Supply Voltage, V (V)
CC
2.0 5.5
1.5
22
0
2
4
6
8
10
12
14
16
18
20
0.6
0.40.30.20.1
30
0
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
5
10
15
20
25
V = 1.65 V
CC
TA–= 40°C
TA= 85°C
T = 25°C
A
0.6
0.40.30.20.1
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
35
0
5
10
15
20
25
30
V = 1.8 V
CC
TA–= 40°C
TA= 85°C
T = 25°C
A
0.6
0.40.30.20.1
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
50
0
10
20
30
40
V = 2.5 V
CC
TA–= 40°C
TA= 85°C
T = 25°C
A
0.6
0.40.30.20.1
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
60
0
10
20
30
40
50
V = 3.3 V
CC
TA–= 40°C
TA= 85°C
T = 25°C
A
0.6
0.40.30.20.1
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
70
60
0
10
20
30
40
50
V = 5.0 V
CC TA–= 40°C
TA= 85°C
T = 25°C
A
0.6
0.40.30.20.1
0.0 0.5
Sink Current, (mA)ISINK
Output Low Voltage, V)V (
OL
70
60
0
10
20
30
40
50
V = 5.5 V
CC TA–= 40°C
TA= 85°C
T = 25°C
A
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
T
A
= 25 ° C (unless otherwise noted)
SUPPLY CURRENT STANDBY SUPPLY CURRENT SUPPLY CURRENTvs vs vsTEMPERATURE TEMPERATURE SUPPLY VOLTAGE
I/O SINK CURRENT I/O SINK CURRENT I/O SINK CURRENTvs vs vsOUTPUT LOW VOLTAGE OUTPUT LOW VOLTAGE OUTPUT LOW VOLTAGE
I/O SINK CURRENT I/O SINK CURRENT I/O SINK CURRENTvs vs vsOUTPUT LOW VOLTAGE OUTPUT LOW VOLTAGE OUTPUT LOW VOLTAGE
16 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
8535 6010-15-40
50
100
150
200
250
0
Output Low Voltage, mV)V (
OL
Temperature, °C)T (
A
V =5V,I =1mA
CC SINK
V =1.8V,I =1mA
CC SINK
V =5V,I =10mA
CC SINK
V =1.8V,I =10mA
CC SINK
0.60.50.40.30.20.1
5
10
15
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
V = 1.65 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
0.60.50.40.30.20.1
5
10
15
25
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
V = 1.8 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
0.60.50.40.30.20.1
5
10
15
35
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
25
30
V = 2.5 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
0.60.50.40.30.20.1
10
50
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
40
30
V = 3.3 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
0.60.50.40.30.20.1
10
60
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
40
50
30
V = 5.0 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
8535 6010-15-40
V V (mV)
CC OH
–
Temperature, °C)T (
A
350
0
50
100
150
200
250
300
I = 10mA
SOURCE –
V =5V
CC
V =1.8V
CC
0.60.50.40.30.20.1
10
70
20
0
0.0
Source Current, mA)I (
SOURCE
V V (V)
CCP OH
–
40
50
60
30
V = 5.5 V
CC T = 40°C
A–
T = 25°C
A
T = 85°C
A
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
TYPICAL CHARACTERISTICS (continued)T
A
= 25 ° C (unless otherwise noted)
I/O LOW VOLTAGE I/O SOURCE CURRENT I/O SOURCE CURRENTvs vs vsTEMPERATURE OUTPUT HIGH VOLTAGE OUTPUT HIGH VOLTAGE
I/O SOURCE CURRENT I/O SOURCE CURRENT I/O SOURCE CURRENTvs vs vsOUTPUT HIGH VOLTAGE OUTPUT HIGH VOLTAGE OUTPUT HIGH VOLTAGE
I/O SOURCE CURRENT I/O HIGH VOLTAGEvs vsOUTPUT HIGH VOLTAGE TEMPERATURE
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): TCA9539
PARAMETER MEASUREMENT INFORMATION
RL = 1 kΩ
VCC
CL = 50 pF
(see Note A)
tbuf
ticr
tsth tsds
tsdh
ticf
ticr
tscl tsch
tsts
tPHL
tPLH
0.3 × VCC
Stop
Condition
tsps
Repeat
Start
Condition
Start or
Repeat
Start
Condition
SCL
SDA
Start
Condition
(S)
Address
Bit 7
(MSB)
Data
Bit 0
(LSB)
Stop
Condition
(P)
Three Bytes for Complete
Device Programming
SDA LOAD CONFIGURATION
VOLTAGE WAVEFORMS
ticf
Stop
Condition
(P)
tsp
DUT SDA
0.7 × VCC
0.3 × VCC
0.7 × VCC
R/W
Bit 0
(LSB)
ACK
(A)
Data
Bit 7
(MSB)
Address
Bit 1
Address
Bit 6
BYTE DESCRIPTION
1 I2C address
2, 3 P-port data
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
A. C
L
includes probe and jig capacitance.B. All inputs are supplied by generators having the following characteristics: PRR ≤10 MHz, Z
O
= 50 Ω, t
r
/t
f
≤30 ns.C. All parameters and waveforms are not applicable to all devices.
Figure 11. I
2
C Interface Load Circuit and Voltage Waveforms
18 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
A
A
A
A
S 1 1 1 0 A11 A0 1 Data 1 1 PData 2
Start
Condition 8 Bits
(One Data Byte)
From Port Data From PortSlave Address R/W
87654321
tir
tir
tsps
tiv
Address Data 1 Data 2
INT
Data
Into
Port
B
B
A
A
Pn INT
R/W A
tir
0.7 × VCC
0.3 × VCC
0.7 × VCC
0.3 × VCC
0.7 × VCC
0.3 × VCC
0.7 × VCC
0.3 × VCC
INT SCL
View B−BView A−A
tiv
RL = 4.7 kΩ
VCC
CL = 100 pF
(see Note A)
INTERRUPT LOAD CONFIGURATION
DUT INT
ACK
From Slave ACK
From Slave
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
PARAMETER MEASUREMENT INFORMATION (continued)
A. C
L
includes probe and jig capacitance.B. All inputs are supplied by generators having the following characteristics: PRR ≤10 MHz, Z
O
= 50 Ω, t
r
/t
f
≤30 ns.C. All parameters and waveforms are not applicable to all devices.
Figure 12. Interrupt Load Circuit and Voltage Waveforms
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): TCA9539
P0 A 0.7 × VCC
0.3 × VCC
SCL P3
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
tpv
(see Note B)
Slave
ACK
Unstable
Data
Last Stable Bit
SDA
Pn
Pn
WRITE MODE (R/W = 0)
P0 A 0.7 × VCC
0.3 × VCC
SCL P3
0.7 × VCC
0.3 × VCC
tps tph
READ MODE (R/W = 1)
DUT
CL = 50 pF
(see Note A)
P-PORT LOAD CONFIGURATION
Pn 2 × VCC
500 W
500 W
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
A. C
L
includes probe and jig capacitance.B. t
pv
is measured from 0.7 × V
CC
on SCL to 50% I/O (Pn) output.C. All inputs are supplied by generators having the following characteristics: PRR ≤10 MHz, Z
O
= 50 Ω, t
r
/t
f
≤30 ns.D. The outputs are measured one at a time, with one transition per measurement.E. All parameters and waveforms are not applicable to all devices.
Figure 13. P-Port Load Circuit and Voltage Waveforms
20 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
SDA
SCL
Start
ACK or Read Cycle
tw
tREC
RESET
0.3 y VCC
VCC/2
tRESET
Pn
RL = 1 kΩ
VCC
CL = 50 pF
(see Note A)
SDA LOAD CONFIGURATION
DUT SDA
P-PORT LOAD CONFIGURATION
VCC/2
tRESET
DUT
CL = 50 pF
(see Note A)
Pn 2 × VCC
500 W
500 W
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
PARAMETER MEASUREMENT INFORMATION (continued)
A. C
L
includes probe and jig capacitance.B. All inputs are supplied by generators having the following characteristics: PRR ≤10 MHz, Z
O
= 50 Ω, t
r
/t
f
≤30 ns.C. The outputs are measured one at a time, with one transition per measurement.D. I/Os are configured as inputs.E. All parameters and waveforms are not applicable to all devices.
Figure 14. Reset Load Circuits and Voltage Waveforms
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): TCA9539
APPLICATION INFORMATION
P00
P01
P02
P03
P04
P05
A1
A0
A
B
P06
P07
P10
P11
P12
P13
P14
P15
P16
P17
VCC
VCC
VCC
(5 V)
Controlled Switch
(e.g., CBT Device)
GND
INT
SDA
SCL
10 k 10 kΩ10 kΩ10 kΩ2 kΩ
INT
Subsystem 1
(e.g., Temperature
Sensor)
Subsystem 2
(e.g., Counter)
TCA9539
SDA
SCL
INT
GND
Keypad
ALARM
RESET
ENABLE
Subsystem 3
(e.g., Alarm)
Master
Controller
4
5
6
7
8
9
10
11
13
14
15
16
17
18
19
20
22
23
1
2
21
12
24 Ω100 kΩ
100 kΩ100 kΩ
RESET
3
VCC
Ω
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
Figure 15 shows an application in which the TCA9539 can be used.
A. Device address is configured as 1110100 for this example.B. P00, P02, and P03 are configured as outputs.C. P01 and P04 to P17 are configured as inputs.D. Pin numbers shown are for the PW package.
Figure 15. Typical Application
22 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
Minimizing I
CC
When I/O Is Used to Control LED
VCC
VCC
LED
Pn
100 kW
VCC
3.3 V 5 V
LED
Pn
Power-On Reset Requirements
VCC
Ramp-Up Re-Ramp-Up
TimetoRe-Ramp
Time
Ramp-Down
VCC_RT VCC_RT
VCC_FT
VCC_TRR_GND
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
When an I/O is used to control an LED, normally it is connected to V
CC
through a resistor (see Figure 15 ).Because the LED acts as a diode, when the LED is off, the I/O V
IN
is about 1.2 V less than V
CC
. The ΔI
CCparameter in Electrical Characteristics shows how I
CC
increases as V
IN
becomes lower than V
CC
. Forbattery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V
CC
, when theLED is off, to minimize current consumption.
Figure 16 shows a high-value resistor in parallel with the LED. Figure 17 shows V
CC
less than the LED supplyvoltage by at least 1.2 V. Both of these methods maintain the I/O V
CC
at or above V
CC
and prevent additionalsupply-current consumption when the LED is off.
Figure 16. High-Value Resistor in Parallel With LED
Figure 17. Device Supplied by Lower Voltage
In the event of a glitch or data corruption, TCA9539 can be reset to its default conditions by using the power-onreset feature. Power-on reset requires that the device go through a power cycle to be completely reset. Thisreset also happens when the device is powered on for the first time in an application.
The two types of power-on reset are shown in Figure 18 and Figure 19 .
Figure 18. V
CC
is Lowered Below 0.2 V or 0 V and Then Ramped Up to V
CC
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): TCA9539
VCC
Ramp-Up
TimetoRe-Ramp
Time
Ramp-Down
VIN dropsbelowPORlevels
VCC_RT
VCC_FT
VCC_TRR_VPOR50
VCC
Time
VCC_GH
VCC_GW
TCA9539
SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009 ...........................................................................................................................................
www.ti.com
Figure 19. V
CC
is Lowered Below the POR Threshold, Then Ramped Back Up to V
CC
Table 1 specifies the performance of the power-on reset feature for TCA9539 for both types of power-on reset.
Table 1. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES
(1)
PARAMETER MIN TYP MAX UNIT
V
CC_FT
Fall rate See Figure 18 0.1 2000 msV
CC_RT
Rise rate See Figure 18 0.1 2000 msV
CC_TRR_GND
Time to re-ramp (when V
CC
drops to GND) See Figure 18 1µsV
CC_TRR_POR50
Time to re-ramp (when V
CC
drops to V
POR_MIN
– 50 mV) See Figure 19 1µsLevel that V
CCP
can glitch down to, but not cause a functionalV
CC_GH
See Figure 20 1.2 Vdisruption when V
CCX_GW
= 1 µsGlitch width that will not cause a functional disruption whenV
CC_GW
See Figure 20 10 µsV
CCX_GH
= 0.5 × V
CCx
V
PORF
Voltage trip point of POR on falling V
CC
0.7 VV
PORR
Voltage trip point of POR on fising V
CC
1.4 V
(1) T
A
= – 40 ° C to 85 ° C (unless otherwise noted)
Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width(V
CC_GW
) and height (V
CC_GH
) are dependent on each other. The bypass capacitance, source impedance, anddevice impedance are factors that affect power-on reset performance. Figure 20 and Table 1 provide moreinformation on how to measure these specifications.
Figure 20. Glitch Width and Glitch Height
V
POR
is critical to the power-on reset. V
POR
is the voltage level at which the reset condition is released and all theregisters and the I
2
C/SMBus state machine are initialized to their default states. The value of V
POR
differs basedon the V
CC
being lowered to or from 0. Figure 21 and Table 1 provide more details on this specification.
24 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TCA9539
VCC
VPOR
VPORF
Time
POR
Time
TCA9539
www.ti.com
........................................................................................................................................... SCPS202A – AUGUST 2009 – REVISED SEPTEMBER 2009
Figure 21. V
POR
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s): TCA9539
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2012
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TCA9539PWR ACTIVE TSSOP PW 24 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TCA9539RTWR ACTIVE WQFN RTW 24 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TCA9539PWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
TCA9539RTWR WQFN RTW 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Aug-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TCA9539PWR TSSOP PW 24 2000 367.0 367.0 38.0
TCA9539RTWR WQFN RTW 24 3000 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Aug-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated