S9S08RN60 Reference Manual
Supports: S9S08RN60, S9S08RN48 and S9S08RN32
Document Number: S9S08RN60RM
Rev 1, 01/2014
S9S08RN60 Reference Manual, Rev. 1, 01/2014
2 Freescale Semiconductor, Inc.
Contents
Section number Title Page
Chapter 1
Device Overview
1.1 Introduction.....................................................................................................................................................................33
1.2 MCU block diagram.......................................................................................................................................................34
1.3 System clock distribution................................................................................................................................................36
Chapter 2
Pins and connections
2.1 Device pin assignment....................................................................................................................................................39
2.2 Pin functions...................................................................................................................................................................42
2.2.1 Power (VDD, VSS)..........................................................................................................................................42
2.2.2 Analog power supply and reference pins (VDDA/VREFH and VSSA/VREFL)............................................43
2.2.3 Oscillator (XTAL, EXTAL)............................................................................................................................44
2.2.4 External reset pin (RESET)..............................................................................................................................45
2.2.5 Background/mode select (BKGD/MS)............................................................................................................45
2.2.6 Port A input/output (I/O) pins (PTA7–PTA6 and PTA3–PTA0)....................................................................45
2.2.7 Port B input/output (I/O) pins (PTB7–PTB0)..................................................................................................46
2.2.8 Port C input/output (I/O) pins (PTC7–PTC0)..................................................................................................46
2.2.9 Port D input/output (I/O) pins (PTD7–PTD0).................................................................................................46
2.2.10 Port E input/Output (I/O) pins (PTE7–PTE0)..................................................................................................46
2.2.11 Port F input/output (I/O) pins (PTF7–PTF0)...................................................................................................46
2.2.12 Port G input/output (I/O) pins (PTG3–PTG0).................................................................................................47
2.2.13 Port H input/output (I/O) pins (PTH7–PTH6, PTH2–PTH0)..........................................................................47
2.2.14 True open drain pins (PTA3–PTA2)................................................................................................................47
2.2.15 High current drive pins (PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, PTH1)........................................47
2.2.16 Peripheral pinouts............................................................................................................................................48
Chapter 3
Power management
3.1 Introduction.....................................................................................................................................................................51
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 3
Section number Title Page
3.2 Features...........................................................................................................................................................................51
3.2.1 Run mode.........................................................................................................................................................51
3.2.2 Wait mode........................................................................................................................................................52
3.2.3 Stop3 mode......................................................................................................................................................52
3.2.4 Active BDM enabled in stop3 mode................................................................................................................52
3.2.5 LVD enabled in stop mode..............................................................................................................................53
3.2.6 Power modes behaviors...................................................................................................................................53
3.3 Low voltage detect (LVD) system..................................................................................................................................54
3.3.1 Power-on reset (POR) operation......................................................................................................................55
3.3.2 LVD reset operation.........................................................................................................................................55
3.3.3 Low-voltage warning (LVW)..........................................................................................................................55
3.4 Bandgap reference..........................................................................................................................................................56
3.5 Power management control bits and registers................................................................................................................56
3.5.1 System Power Management Status and Control 1 Register (PMC_SPMSC1)................................................56
3.5.2 System Power Management Status and Control 2 Register (PMC_SPMSC2)................................................58
Chapter 4
Memory map
4.1 Memory map...................................................................................................................................................................59
4.2 Reset and interrupt vector assignments...........................................................................................................................60
4.3 Register addresses and bit assignments..........................................................................................................................61
4.4 Random-access memory (RAM)....................................................................................................................................72
4.5 Flash and EEPROM........................................................................................................................................................73
4.5.1 Overview..........................................................................................................................................................73
4.5.2 Function descriptions.......................................................................................................................................75
4.5.2.1 Modes of operation........................................................................................................................75
4.5.2.2 Flash and EEPROM memory map.................................................................................................75
4.5.2.3 Flash and EEPROM initialization after system reset.....................................................................76
S9S08RN60 Reference Manual, Rev. 1, 01/2014
4 Freescale Semiconductor, Inc.
Section number Title Page
4.5.2.4 Flash and EEPROM command operations.....................................................................................76
4.5.2.5 Flash and EEPROM interrupts.......................................................................................................82
4.5.2.6 Protection.......................................................................................................................................83
4.5.2.7 Security..........................................................................................................................................87
4.5.2.8 Flash and EEPROM commands.....................................................................................................89
4.5.2.9 Flash and EEPROM command summary......................................................................................91
4.6 Flash and EEPROM registers descriptions.....................................................................................................................105
4.6.1 Flash Clock Divider Register (NVM_FCLKDIV)...........................................................................................105
4.6.2 Flash Security Register (NVM_FSEC)............................................................................................................106
4.6.3 Flash CCOB Index Register (NVM_FCCOBIX)............................................................................................107
4.6.4 Flash Configuration Register (NVM_FCNFG)...............................................................................................107
4.6.5 Flash Error Configuration Register (NVM_FERCNFG).................................................................................108
4.6.6 Flash Status Register (NVM_FSTAT).............................................................................................................109
4.6.7 Flash Error Status Register (NVM_FERSTAT)..............................................................................................110
4.6.8 Flash Protection Register (NVM_FPROT)......................................................................................................111
4.6.9 EEPROM Protection Register (NVM_EEPROT)............................................................................................112
4.6.10 Flash Common Command Object Register:High (NVM_FCCOBHI)............................................................114
4.6.11 Flash Common Command Object Register: Low (NVM_FCCOBLO)...........................................................114
4.6.12 Flash Option Register (NVM_FOPT)..............................................................................................................114
Chapter 5
System control
5.1 System device identification (SDID)..............................................................................................................................117
5.2 Universally unique identification (UUID)......................................................................................................................117
5.3 Reset and system initialization........................................................................................................................................117
5.4 System options................................................................................................................................................................118
5.4.1 SCI0 pin reassignment.....................................................................................................................................118
5.4.2 SPI0 pin reassignment......................................................................................................................................118
5.4.3 IIC pins reassignments.....................................................................................................................................118
5.4.4 FTM2 channels pin reassignment....................................................................................................................119
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 5
Section number Title Page
5.4.5 Bus clock output pin enable.............................................................................................................................119
5.5 System interconnection...................................................................................................................................................119
5.5.1 ACMP output selection....................................................................................................................................120
5.5.2 SCI0 TxD modulation......................................................................................................................................120
5.5.3 SCI0 RxD capture............................................................................................................................................121
5.5.4 SCI0 RxD filter................................................................................................................................................121
5.5.5 RTC capture.....................................................................................................................................................122
5.5.6 FTM2 software synchronization......................................................................................................................122
5.5.7 ADC hardware trigger......................................................................................................................................122
5.6 System Control Registers................................................................................................................................................123
5.6.1 System Reset Status Register (SYS_SRS).......................................................................................................123
5.6.2 System Background Debug Force Reset Register (SYS_SBDFR)..................................................................125
5.6.3 System Device Identification Register: High (SYS_SDIDH).........................................................................126
5.6.4 System Device Identification Register: Low (SYS_SDIDL)..........................................................................126
5.6.5 System Options Register 1 (SYS_SOPT1)......................................................................................................127
5.6.6 System Options Register 2 (SYS_SOPT2)......................................................................................................128
5.6.7 System Options Register 3 (SYS_SOPT3)......................................................................................................129
5.6.8 System Options Register 4 (SYS_SOPT4)......................................................................................................130
5.6.9 Illegal Address Register: High (SYS_ILLAH)................................................................................................131
5.6.10 Illegal Address Register: Low (SYS_ILLAL).................................................................................................131
5.6.11 Universally Unique Identifier Register 1 (SYS_UUID1)................................................................................132
5.6.12 Universally Unique Identifier Register 2 (SYS_UUID2)................................................................................132
5.6.13 Universally Unique Identifier Register 3 (SYS_UUID3)................................................................................133
5.6.14 Universally Unique Identifier Register 4 (SYS_UUID4)................................................................................133
5.6.15 Universally Unique Identifier Register 5 (SYS_UUID5)................................................................................134
5.6.16 Universally Unique Identifier Register 6 (SYS_UUID6)................................................................................134
5.6.17 Universally Unique Identifier Register 7 (SYS_UUID7)................................................................................135
5.6.18 Universally Unique Identifier Register 8 (SYS_UUID8)................................................................................135
S9S08RN60 Reference Manual, Rev. 1, 01/2014
6 Freescale Semiconductor, Inc.
Section number Title Page
Chapter 6
Parallel input/output
6.1 Introduction.....................................................................................................................................................................137
6.2 Port data and data direction.............................................................................................................................................139
6.3 Internal pullup enable.....................................................................................................................................................140
6.4 Input glitch filter setting..................................................................................................................................................140
6.5 High current drive...........................................................................................................................................................141
6.6 Pin behavior in stop mode...............................................................................................................................................141
6.7 Port data registers............................................................................................................................................................141
6.7.1 Port A Data Register (PORT_PTAD)..............................................................................................................142
6.7.2 Port B Data Register (PORT_PTBD)..............................................................................................................144
6.7.3 Port C Data Register (PORT_PTCD)..............................................................................................................144
6.7.4 Port D Data Register (PORT_PTDD)..............................................................................................................145
6.7.5 Port E Data Register (PORT_PTED)...............................................................................................................145
6.7.6 Port F Data Register (PORT_PTFD)...............................................................................................................146
6.7.7 Port G Data Register (PORT_PTGD)..............................................................................................................146
6.7.8 Port H Data Register (PORT_PTHD)..............................................................................................................147
6.7.9 Port High Drive Enable Register (PORT_HDRVE)........................................................................................148
6.7.10 Port A Output Enable Register (PORT_PTAOE)............................................................................................149
6.7.11 Port B Output Enable Register (PORT_PTBOE)............................................................................................150
6.7.12 Port C Output Enable Register (PORT_PTCOE)............................................................................................151
6.7.13 Port D Output Enable Register (PORT_PTDOE)............................................................................................152
6.7.14 Port E Output Enable Register (PORT_PTEOE).............................................................................................154
6.7.15 Port F Output Enable Register (PORT_PTFOE).............................................................................................155
6.7.16 Port G Output Enable Register (PORT_PTGOE)............................................................................................156
6.7.17 Port H Output Enable Register (PORT_PTHOE)............................................................................................157
6.7.18 Port A Input Enable Register (PORT_PTAIE)................................................................................................158
6.7.19 Port B Input Enable Register (PORT_PTBIE)................................................................................................159
6.7.20 Port C Input Enable Register (PORT_PTCIE)................................................................................................160
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 7
Section number Title Page
6.7.21 Port D Input Enable Register (PORT_PTDIE)................................................................................................161
6.7.22 Port E Input Enable Register (PORT_PTEIE).................................................................................................163
6.7.23 Port F Input Enable Register (PORT_PTFIE).................................................................................................164
6.7.24 Port G Input Enable Register (PORT_PTGIE)................................................................................................165
6.7.25 Port H Input Enable Register (PORT_PTHIE)................................................................................................166
6.7.26 Port Filter Register 0 (PORT_IOFLT0)...........................................................................................................167
6.7.27 Port Filter Register 1 (PORT_IOFLT1)...........................................................................................................168
6.7.28 Port Filter Register 2 (PORT_IOFLT2)...........................................................................................................169
6.7.29 Port Clock Division Register (PORT_FCLKDIV)..........................................................................................169
6.7.30 Port A Pullup Enable Register (PORT_PTAPE).............................................................................................170
6.7.31 Port B Pullup Enable Register (PORT_PTBPE)..............................................................................................172
6.7.32 Port C Pullup Enable Register (PORT_PTCPE)..............................................................................................173
6.7.33 Port D Pullup Enable Register (PORT_PTDPE).............................................................................................174
6.7.34 Port E Pullup Enable Register (PORT_PTEPE)..............................................................................................176
6.7.35 Port F Pullup Enable Register (PORT_PTFPE)..............................................................................................177
6.7.36 Port G Pullup Enable Register (PORT_PTGPE).............................................................................................178
6.7.37 Port H Pullup Enable Register (PORT_PTHPE).............................................................................................179
Chapter 7
Clock management
7.1 Clock module..................................................................................................................................................................181
7.2 Internal clock source (ICS).............................................................................................................................................183
7.2.1 Function description.........................................................................................................................................183
7.2.1.1 Bus frequency divider....................................................................................................................184
7.2.1.2 Low power bit usage......................................................................................................................184
7.2.1.3 Internal reference clock (ICSIRCLK)............................................................................................184
7.2.1.4 Fixed frequency clock (ICSFFCLK)..............................................................................................185
7.2.1.5 BDC clock......................................................................................................................................186
7.2.2 Modes of operation..........................................................................................................................................186
7.2.2.1 FLL engaged internal (FEI)...........................................................................................................187
S9S08RN60 Reference Manual, Rev. 1, 01/2014
8 Freescale Semiconductor, Inc.
Section number Title Page
7.2.2.2 FLL engaged external (FEE)..........................................................................................................187
7.2.2.3 FLL bypassed internal (FBI)..........................................................................................................187
7.2.2.4 FLL bypassed internal low power (FBILP)...................................................................................188
7.2.2.5 FLL bypassed external (FBE)........................................................................................................188
7.2.2.6 FLL bypassed external low power (FBELP).................................................................................189
7.2.2.7 Stop (STOP)...................................................................................................................................189
7.2.3 FLL lock and clock monitor.............................................................................................................................190
7.2.3.1 FLL clock lock...............................................................................................................................190
7.2.3.2 External reference clock monitor...................................................................................................190
7.3 Initialization / application information...........................................................................................................................190
7.3.1 Initializing FEI mode.......................................................................................................................................191
7.3.2 Initializing FBI mode.......................................................................................................................................191
7.3.3 Initializing FEE mode......................................................................................................................................191
7.3.4 Initializing FBE mode......................................................................................................................................192
7.3.5 External oscillator (OSC).................................................................................................................................192
7.3.5.1 Bypass mode..................................................................................................................................193
7.3.5.2 Low-power configuration..............................................................................................................193
7.3.5.3 High-gain configuration.................................................................................................................194
7.3.5.4 Initializing external oscillator for peripherals................................................................................194
7.4 1 kHz low-power oscillator (LPO).................................................................................................................................195
7.5 Peripheral clock gating...................................................................................................................................................195
7.6 ICS control registers.......................................................................................................................................................195
7.6.1 ICS Control Register 1 (ICS_C1)....................................................................................................................196
7.6.2 ICS Control Register 2 (ICS_C2)....................................................................................................................197
7.6.3 ICS Control Register 3 (ICS_C3)....................................................................................................................198
7.6.4 ICS Control Register 4 (ICS_C4)....................................................................................................................198
7.6.5 ICS Status Register (ICS_S)............................................................................................................................199
7.6.6 OSC Status and Control Register (ICS_OSCSC)............................................................................................200
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 9
Section number Title Page
7.7 System clock gating control registers.............................................................................................................................201
7.7.1 System Clock Gating Control 1 Register (SCG_C1).......................................................................................202
7.7.2 System Clock Gating Control 2 Register (SCG_C2).......................................................................................203
7.7.3 System Clock Gating Control 3 Register (SCG_C3).......................................................................................204
7.7.4 System Clock Gating Control 4 Register (SCG_C4).......................................................................................205
Chapter 8
Chip configurations
8.1 Introduction.....................................................................................................................................................................207
8.2 Core modules..................................................................................................................................................................207
8.2.1 Central processor unit (CPU)...........................................................................................................................207
8.2.2 Debug module (DBG)......................................................................................................................................207
8.3 System modules..............................................................................................................................................................208
8.3.1 Watchdog (WDOG).........................................................................................................................................208
8.4 Clock module..................................................................................................................................................................208
8.5 Memory...........................................................................................................................................................................210
8.5.1 Random-access-memory (RAM).....................................................................................................................210
8.5.2 Non-volatile memory (NVM)..........................................................................................................................210
8.6 Power modules................................................................................................................................................................210
8.7 Security...........................................................................................................................................................................211
8.7.1 Cyclic redundancy check (CRC)......................................................................................................................211
8.8 Timers.............................................................................................................................................................................213
8.8.1 FlexTimer module (FTM)................................................................................................................................213
8.8.1.1 FTM0 interconnection....................................................................................................................214
8.8.1.2 FTM1 interconnection....................................................................................................................215
8.8.1.3 FTM2 interconnection....................................................................................................................215
8.8.2 8-bit modulo timer (MTIM).............................................................................................................................215
8.8.2.1 MTIM0 as ADC hardware trigger.................................................................................................216
8.8.3 Real-time counter (RTC).................................................................................................................................217
S9S08RN60 Reference Manual, Rev. 1, 01/2014
10 Freescale Semiconductor, Inc.
Section number Title Page
8.9 Communication interfaces..............................................................................................................................................219
8.9.1 Serial communications interface (SCI)............................................................................................................219
8.9.1.1 SCI0 infrared functions..................................................................................................................221
8.9.2 8-Bit Serial Peripheral Interface (8-bit SPI)....................................................................................................221
8.9.3 16-bit serial peripheral interface (16-bit SPI)..................................................................................................223
8.9.4 Inter-Integrated Circuit (I2C)...........................................................................................................................225
8.10 Analog.............................................................................................................................................................................227
8.10.1 Analog-to-digital converter (ADC)..................................................................................................................227
8.10.1.1 ADC channel assignments.............................................................................................................228
8.10.1.2 Alternate clock...............................................................................................................................229
8.10.1.3 Hardware trigger............................................................................................................................230
8.10.1.4 Temperature sensor........................................................................................................................230
8.10.2 Analog comparator (ACMP)............................................................................................................................231
8.10.2.1 ACMP configuration information..................................................................................................232
8.10.2.2 ACMP in stop3 mode.....................................................................................................................233
8.10.2.3 ACMP to FTM configuration information.....................................................................................233
8.10.2.4 ACMP for SCI0 RXD filter...........................................................................................................233
8.11 Human-machine interfaces HMI.....................................................................................................................................234
8.11.1 Keyboard interrupts (KBI)...............................................................................................................................234
8.11.2 Touch sense input (TSI)...................................................................................................................................236
8.11.2.1 TSI channel assignments................................................................................................................237
8.11.2.2 Hardware trigger............................................................................................................................238
Chapter 9
Central processor unit
9.1 Introduction.....................................................................................................................................................................239
9.1.1 Features............................................................................................................................................................239
9.2 Programmer's Model and CPU Registers.......................................................................................................................240
9.2.1 Accumulator (A)..............................................................................................................................................240
9.2.2 Index Register (H:X)........................................................................................................................................241
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 11
Section number Title Page
9.2.3 Stack Pointer (SP)............................................................................................................................................241
9.2.4 Program Counter (PC).....................................................................................................................................242
9.2.5 Condition Code Register (CCR)......................................................................................................................242
9.3 Addressing Modes..........................................................................................................................................................243
9.3.1 Inherent Addressing Mode (INH)....................................................................................................................244
9.3.2 Relative Addressing Mode (REL)....................................................................................................................244
9.3.3 Immediate Addressing Mode (IMM)...............................................................................................................244
9.3.4 Direct Addressing Mode (DIR)........................................................................................................................245
9.3.5 Extended Addressing Mode (EXT)..................................................................................................................245
9.3.6 Indexed Addressing Mode...............................................................................................................................246
9.3.6.1 Indexed, No Offset (IX).................................................................................................................246
9.3.6.2 Indexed, No Offset with Post Increment (IX+)..............................................................................246
9.3.6.3 Indexed, 8-Bit Offset (IX1)............................................................................................................246
9.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+)........................................................................247
9.3.6.5 Indexed, 16-Bit Offset (IX2)..........................................................................................................247
9.3.6.6 SP-Relative, 8-Bit Offset (SP1).....................................................................................................247
9.3.6.7 SP-Relative, 16-Bit Offset (SP2)...................................................................................................248
9.3.7 Memory to memory Addressing Mode............................................................................................................248
9.3.7.1 Direct to Direct...............................................................................................................................248
9.3.7.2 Immediate to Direct.......................................................................................................................248
9.3.7.3 Indexed to Direct, Post Increment..................................................................................................248
9.3.7.4 Direct to Indexed, Post-Increment.................................................................................................249
9.4 Operation modes.............................................................................................................................................................249
9.4.1 Stop mode........................................................................................................................................................249
9.4.2 Wait mode........................................................................................................................................................249
9.4.3 Background mode............................................................................................................................................250
9.4.4 Security mode..................................................................................................................................................251
9.5 HCS08 V6 Opcodes........................................................................................................................................................253
S9S08RN60 Reference Manual, Rev. 1, 01/2014
12 Freescale Semiconductor, Inc.
Section number Title Page
9.6 Special Operations..........................................................................................................................................................253
9.6.1 Reset Sequence................................................................................................................................................253
9.6.2 Interrupt Sequence...........................................................................................................................................253
9.7 Instruction Set Summary.................................................................................................................................................254
Chapter 10
Keyboard Interrupts (KBI)
10.1 Introduction.....................................................................................................................................................................267
10.1.1 Features............................................................................................................................................................267
10.1.2 Modes of Operation.........................................................................................................................................267
10.1.2.1 KBI in Wait mode..........................................................................................................................267
10.1.2.2 KBI in Stop modes.........................................................................................................................268
10.1.3 Block Diagram.................................................................................................................................................268
10.2 External signals description............................................................................................................................................268
10.3 Register definition...........................................................................................................................................................269
10.4 Memory Map and Registers............................................................................................................................................269
10.4.1 KBI Status and Control Register (KBIx_SC)..................................................................................................270
10.4.2 KBIx Pin Enable Register (KBIx_PE).............................................................................................................270
10.4.3 KBIx Edge Select Register (KBIx_ES)...........................................................................................................271
10.5 Functional Description....................................................................................................................................................271
10.5.1 Edge-only sensitivity........................................................................................................................................272
10.5.2 Edge and level sensitivity................................................................................................................................272
10.5.3 KBI Pullup Resistor.........................................................................................................................................272
10.5.4 KBI initialization..............................................................................................................................................272
Chapter 11
FlexTimer Module (FTM)
11.1 Introduction.....................................................................................................................................................................275
11.1.1 FlexTimer philosophy......................................................................................................................................275
11.1.2 Features............................................................................................................................................................276
11.1.3 Modes of operation..........................................................................................................................................277
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 13
Section number Title Page
11.1.4 Block diagram..................................................................................................................................................277
11.2 Signal description............................................................................................................................................................280
11.2.1 EXTCLK — FTM external clock....................................................................................................................280
11.2.2 CHn — FTM channel (n) I/O pin....................................................................................................................280
11.2.3 FAULTj — FTM fault input............................................................................................................................280
11.3 Memory map and register definition...............................................................................................................................281
11.3.1 Module memory map.......................................................................................................................................281
11.3.2 Register descriptions........................................................................................................................................281
11.3.3 Status and Control (FTMx_SC).......................................................................................................................285
11.3.4 Counter High (FTMx_CNTH).........................................................................................................................286
11.3.5 Counter Low (FTMx_CNTL)..........................................................................................................................287
11.3.6 Modulo High (FTMx_MODH)........................................................................................................................287
11.3.7 Modulo Low (FTMx_MODL).........................................................................................................................288
11.3.8 Channel Status and Control (FTMx_CnSC)....................................................................................................288
11.3.9 Channel Value High (FTMx_CnVH)...............................................................................................................291
11.3.10 Channel Value Low (FTMx_CnVL)................................................................................................................292
11.3.11 Counter Initial Value High (FTMx_CNTINH)................................................................................................292
11.3.12 Counter Initial Value Low (FTMx_CNTINL).................................................................................................293
11.3.13 Capture and Compare Status (FTMx_STATUS).............................................................................................293
11.3.14 Features Mode Selection (FTMx_MODE)......................................................................................................295
11.3.15 Synchronization (FTMx_SYNC).....................................................................................................................296
11.3.16 Initial State for Channel Output (FTMx_OUTINIT).......................................................................................298
11.3.17 Output Mask (FTMx_OUTMASK).................................................................................................................300
11.3.18 Function for Linked Channels (FTMx_COMBINEn).....................................................................................301
11.3.19 Deadtime Insertion Control (FTMx_DEADTIME).........................................................................................303
11.3.20 External Trigger (FTMx_EXTTRIG)..............................................................................................................304
11.3.21 Channels Polarity (FTMx_POL)......................................................................................................................305
11.3.22 Fault Mode Status (FTMx_FMS).....................................................................................................................307
11.3.23 Input Capture Filter Control (FTMx_FILTERn).............................................................................................308
S9S08RN60 Reference Manual, Rev. 1, 01/2014
14 Freescale Semiconductor, Inc.
Section number Title Page
11.3.24 Fault Input Filter Control (FTMx_FLTFILTER).............................................................................................309
11.3.25 Fault Input Control (FTMx_FLTCTRL)..........................................................................................................310
11.4 Functional Description....................................................................................................................................................311
11.4.1 Clock Source....................................................................................................................................................312
11.4.1.1 Counter Clock Source....................................................................................................................312
11.4.2 Prescaler...........................................................................................................................................................313
11.4.3 Counter.............................................................................................................................................................313
11.4.3.1 Up counting....................................................................................................................................313
11.4.3.2 Up-down counting..........................................................................................................................316
11.4.3.3 Free running counter......................................................................................................................317
11.4.3.4 Counter reset..................................................................................................................................318
11.4.4 Input capture mode...........................................................................................................................................318
11.4.4.1 Filter for input capture mode.........................................................................................................319
11.4.5 Output compare mode......................................................................................................................................320
11.4.6 Edge-aligned PWM (EPWM) mode................................................................................................................322
11.4.7 Center-aligned PWM (CPWM) mode..............................................................................................................324
11.4.8 Combine mode.................................................................................................................................................326
11.4.8.1 Asymmetrical PWM......................................................................................................................333
11.4.9 Complementary mode......................................................................................................................................333
11.4.10 Update of the registers with write buffers........................................................................................................334
11.4.10.1 CNTINH:L registers......................................................................................................................334
11.4.10.2 MODH:L registers.........................................................................................................................334
11.4.10.3 CnVH:L registers...........................................................................................................................335
11.4.11 PWM synchronization......................................................................................................................................336
11.4.11.1 Hardware trigger............................................................................................................................336
11.4.11.2 Software trigger..............................................................................................................................337
11.4.11.3 Boundary cycle..............................................................................................................................338
11.4.11.4 MODH:L registers synchronization...............................................................................................339
11.4.11.5 CnVH:L registers synchronization.................................................................................................341
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 15
Section number Title Page
11.4.11.6 OUTMASK register synchronization............................................................................................341
11.4.11.7 FTM counter synchronization........................................................................................................343
11.4.11.8 Summary of PWM synchronization...............................................................................................345
11.4.12 Deadtime insertion...........................................................................................................................................347
11.4.12.1 Deadtime insertion corner cases....................................................................................................348
11.4.13 Output mask.....................................................................................................................................................349
11.4.14 Fault control.....................................................................................................................................................350
11.4.14.1 Automatic fault clearing.................................................................................................................352
11.4.14.2 Manual fault clearing.....................................................................................................................353
11.4.15 Polarity control.................................................................................................................................................354
11.4.16 Initialization.....................................................................................................................................................354
11.4.17 Features priority...............................................................................................................................................355
11.4.18 Channel trigger output.....................................................................................................................................355
11.4.19 Initialization trigger..........................................................................................................................................356
11.4.20 Capture test mode.............................................................................................................................................358
11.4.21 Dual edge capture mode...................................................................................................................................359
11.4.21.1 One-shot capture mode..................................................................................................................361
11.4.21.2 Continuous capture mode...............................................................................................................361
11.4.21.3 Pulse width measurement...............................................................................................................362
11.4.21.4 Period measurement.......................................................................................................................364
11.4.21.5 Read coherency mechanism...........................................................................................................366
11.4.22 TPM emulation................................................................................................................................................368
11.4.22.1 MODH:L and CnVH:L synchronization........................................................................................368
11.4.22.2 Free running counter......................................................................................................................368
11.4.22.3 Write to SC.....................................................................................................................................368
11.4.22.4 Write to CnSC................................................................................................................................368
11.4.23 BDM mode.......................................................................................................................................................368
11.5 Reset overview................................................................................................................................................................369
S9S08RN60 Reference Manual, Rev. 1, 01/2014
16 Freescale Semiconductor, Inc.
Section number Title Page
11.6 FTM Interrupts................................................................................................................................................................371
11.6.1 Timer overflow interrupt..................................................................................................................................371
11.6.2 Channel (n) interrupt........................................................................................................................................371
11.6.3 Fault interrupt...................................................................................................................................................371
Chapter 12
8-bit modulo timer (MTIM)
12.1 Introduction.....................................................................................................................................................................373
12.2 Features...........................................................................................................................................................................373
12.3 Modes of operation.........................................................................................................................................................373
12.3.1 MTIM in wait mode.........................................................................................................................................374
12.3.2 MTIM in stop mode.........................................................................................................................................374
12.3.3 MTIM in active background mode..................................................................................................................374
12.4 Block diagram.................................................................................................................................................................374
12.5 External signal description..............................................................................................................................................375
12.6 Register definition...........................................................................................................................................................375
12.6.1 MTIM Status and Control Register (MTIMx_SC)..........................................................................................376
12.6.2 MTIM Clock Configuration Register (MTIMx_CLK)....................................................................................377
12.6.3 MTIM Counter Register (MTIMx_CNT)........................................................................................................378
12.6.4 MTIM Modulo Register (MTIMx_MOD).......................................................................................................378
12.7 Functional description.....................................................................................................................................................378
12.7.1 MTIM operation example................................................................................................................................380
Chapter 13
Real-time counter (RTC)
13.1 Introduction.....................................................................................................................................................................381
13.2 Features...........................................................................................................................................................................381
13.2.1 Modes of operation..........................................................................................................................................381
13.2.1.1 Wait mode......................................................................................................................................381
13.2.1.2 Stop modes.....................................................................................................................................382
13.2.2 Block diagram..................................................................................................................................................382
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 17
Section number Title Page
13.3 External signal description..............................................................................................................................................382
13.4 Register definition...........................................................................................................................................................383
13.4.1 RTC Status and Control Register 1 (RTC_SC1).............................................................................................383
13.4.2 RTC Status and Control Register 2 (RTC_SC2).............................................................................................384
13.4.3 RTC Modulo Register: High (RTC_MODH)..................................................................................................385
13.4.4 RTC Modulo Register: Low (RTC_MODL)...................................................................................................385
13.4.5 RTC Counter Register: High (RTC_CNTH)...................................................................................................386
13.4.6 RTC Counter Register: Low (RTC_CNTL)....................................................................................................386
13.5 Functional description.....................................................................................................................................................387
13.5.1 RTC operation example...................................................................................................................................388
13.6 Initialization/application information.............................................................................................................................389
Chapter 14
Serial communications interface (SCI)
14.1 Introduction.....................................................................................................................................................................391
14.1.1 Features............................................................................................................................................................391
14.1.2 Modes of operation..........................................................................................................................................391
14.1.3 Block diagram..................................................................................................................................................392
14.2 SCI signal descriptions...................................................................................................................................................394
14.2.1 Detailed signal descriptions.............................................................................................................................394
14.3 Register definition...........................................................................................................................................................394
14.3.1 SCI Baud Rate Register: High (SCIx_BDH)...................................................................................................395
14.3.2 SCI Baud Rate Register: Low (SCIx_BDL)....................................................................................................396
14.3.3 SCI Control Register 1 (SCIx_C1)...................................................................................................................397
14.3.4 SCI Control Register 2 (SCIx_C2)...................................................................................................................398
14.3.5 SCI Status Register 1 (SCIx_S1).....................................................................................................................399
14.3.6 SCI Status Register 2 (SCIx_S2).....................................................................................................................401
14.3.7 SCI Control Register 3 (SCIx_C3)...................................................................................................................403
14.3.8 SCI Data Register (SCIx_D)............................................................................................................................404
S9S08RN60 Reference Manual, Rev. 1, 01/2014
18 Freescale Semiconductor, Inc.
Section number Title Page
14.4 Functional description.....................................................................................................................................................405
14.4.1 Baud rate generation........................................................................................................................................405
14.4.2 Transmitter functional description...................................................................................................................406
14.4.2.1 Send break and queued idle...........................................................................................................406
14.4.3 Receiver functional description.......................................................................................................................407
14.4.3.1 Data sampling technique................................................................................................................408
14.4.3.2 Receiver wake-up operation...........................................................................................................409
14.4.4 Interrupts and status flags................................................................................................................................410
14.4.5 Baud rate tolerance...........................................................................................................................................411
14.4.5.1 Slow data tolerance........................................................................................................................412
14.4.5.2 Fast data tolerance..........................................................................................................................413
14.4.6 Additional SCI functions.................................................................................................................................414
14.4.6.1 8- and 9-bit data modes..................................................................................................................414
14.4.6.2 Stop mode operation......................................................................................................................414
14.4.6.3 Loop mode.....................................................................................................................................415
14.4.6.4 Single-wire operation.....................................................................................................................415
Chapter 15
8-Bit Serial Peripheral Interface (8-bit SPI)
15.1 Introduction.....................................................................................................................................................................417
15.1.1 Features............................................................................................................................................................417
15.1.2 Modes of Operation.........................................................................................................................................418
15.1.3 Block Diagrams................................................................................................................................................418
15.1.3.1 SPI System Block Diagram............................................................................................................419
15.1.3.2 SPI Module Block Diagram...........................................................................................................419
15.2 External Signal Description............................................................................................................................................420
15.2.1 SPSCK — SPI Serial Clock.............................................................................................................................421
15.2.2 MOSI — Master Data Out, Slave Data In.......................................................................................................421
15.2.3 MISO — Master Data In, Slave Data Out.......................................................................................................421
15.2.4 SS — Slave Select............................................................................................................................................421
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 19
Section number Title Page
15.3 Register Definition..........................................................................................................................................................422
15.3.1 SPI control register 1 (SPIx_C1)......................................................................................................................422
15.3.2 SPI control register 2 (SPIx_C2)......................................................................................................................424
15.3.3 SPI baud rate register (SPIx_BR).....................................................................................................................425
15.3.4 SPI status register (SPIx_S).............................................................................................................................426
15.3.5 SPI data register (SPIx_D)...............................................................................................................................427
15.3.6 SPI match register (SPIx_M)...........................................................................................................................428
15.4 Functional Description....................................................................................................................................................428
15.4.1 General.............................................................................................................................................................428
15.4.2 Master Mode....................................................................................................................................................429
15.4.3 Slave Mode......................................................................................................................................................430
15.4.4 SPI Clock Formats...........................................................................................................................................432
15.4.5 SPI Baud Rate Generation...............................................................................................................................435
15.4.6 Special Features...............................................................................................................................................435
15.4.6.1 SS Output.......................................................................................................................................435
15.4.6.2 Bidirectional Mode (MOMI or SISO)...........................................................................................436
15.4.7 Error Conditions...............................................................................................................................................437
15.4.7.1 Mode Fault Error............................................................................................................................437
15.4.8 Low Power Mode Options...............................................................................................................................438
15.4.8.1 SPI in Run Mode............................................................................................................................438
15.4.8.2 SPI in Wait Mode...........................................................................................................................438
15.4.8.3 SPI in Stop Mode...........................................................................................................................439
15.4.9 Reset.................................................................................................................................................................439
15.4.10 Interrupts..........................................................................................................................................................440
15.4.10.1 MODF............................................................................................................................................440
15.4.10.2 SPRF..............................................................................................................................................440
15.4.10.3 SPTEF............................................................................................................................................441
15.4.10.4 SPMF.............................................................................................................................................441
S9S08RN60 Reference Manual, Rev. 1, 01/2014
20 Freescale Semiconductor, Inc.
Section number Title Page
15.5 Initialization/Application Information............................................................................................................................441
15.5.1 Initialization Sequence.....................................................................................................................................441
15.5.2 Pseudo-Code Example.....................................................................................................................................442
Chapter 16
16-Bit Serial Peripheral Interface (16-Bit SPI)
16.1 Introduction.....................................................................................................................................................................445
16.1.1 Features............................................................................................................................................................445
16.1.2 Modes of operation..........................................................................................................................................446
16.1.3 Block diagrams................................................................................................................................................447
16.1.3.1 SPI system block diagram..............................................................................................................447
16.1.3.2 SPI module block diagram.............................................................................................................447
16.2 External signal description..............................................................................................................................................449
16.2.1 SPSCK — SPI Serial Clock.............................................................................................................................450
16.2.2 MOSI — Master Data Out, Slave Data In.......................................................................................................450
16.2.3 MISO — Master Data In, Slave Data Out.......................................................................................................450
16.2.4 SS — Slave Select............................................................................................................................................450
16.3 Memory map/register definition.....................................................................................................................................451
16.3.1 SPI Control Register 1 (SPIx_C1)...................................................................................................................451
16.3.2 SPI Control Register 2 (SPIx_C2)...................................................................................................................453
16.3.3 SPI Baud Rate Register (SPIx_BR).................................................................................................................454
16.3.4 SPI Status Register (SPIx_S)...........................................................................................................................455
16.3.5 SPI data register high (SPIx_DH)....................................................................................................................458
16.3.6 SPI Data Register low (SPIx_DL)...................................................................................................................459
16.3.7 SPI match register high (SPIx_MH)................................................................................................................460
16.3.8 SPI Match Register low (SPIx_ML)................................................................................................................460
16.3.9 SPI control register 3 (SPIx_C3)......................................................................................................................461
16.3.10 SPI clear interrupt register (SPIx_CI)..............................................................................................................462
16.4 Functional description.....................................................................................................................................................463
16.4.1 General.............................................................................................................................................................464
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 21
Section number Title Page
16.4.2 Master mode.....................................................................................................................................................464
16.4.3 Slave mode.......................................................................................................................................................465
16.4.4 SPI FIFO Mode................................................................................................................................................467
16.4.5 Data Transmission Length...............................................................................................................................468
16.4.6 SPI clock formats.............................................................................................................................................469
16.4.7 SPI baud rate generation..................................................................................................................................472
16.4.8 Special features................................................................................................................................................472
16.4.8.1 SS Output.......................................................................................................................................472
16.4.8.2 Bidirectional mode (MOMI or SISO)............................................................................................473
16.4.9 Error conditions................................................................................................................................................474
16.4.9.1 Mode fault error.............................................................................................................................474
16.4.10 Low-power mode options................................................................................................................................475
16.4.10.1 SPI in Run mode............................................................................................................................475
16.4.10.2 SPI in Wait mode...........................................................................................................................475
16.4.10.3 SPI in Stop mode............................................................................................................................476
16.4.11 Reset.................................................................................................................................................................476
16.4.12 Interrupts..........................................................................................................................................................477
16.4.12.1 MODF............................................................................................................................................477
16.4.12.2 SPRF..............................................................................................................................................477
16.4.12.3 SPTEF............................................................................................................................................478
16.4.12.4 SPMF.............................................................................................................................................478
16.4.12.5 TNEAREF .....................................................................................................................................478
16.4.12.6 RNFULLF .....................................................................................................................................478
16.5 Initialization/application information.............................................................................................................................479
16.5.1 Initialization sequence......................................................................................................................................479
16.5.2 Pseudo-Code Example.....................................................................................................................................479
S9S08RN60 Reference Manual, Rev. 1, 01/2014
22 Freescale Semiconductor, Inc.
Section number Title Page
Chapter 17
Inter-Integrated Circuit (I2C)
17.1 Introduction.....................................................................................................................................................................483
17.1.1 Features............................................................................................................................................................483
17.1.2 Modes of operation..........................................................................................................................................484
17.1.3 Block diagram..................................................................................................................................................484
17.2 I2C signal descriptions....................................................................................................................................................485
17.3 Memory map/register definition.....................................................................................................................................485
17.3.1 I2C Address Register 1 (I2C_A1)....................................................................................................................486
17.3.2 I2C Frequency Divider register (I2C_F)..........................................................................................................486
17.3.3 I2C Control Register 1 (I2C_C1).....................................................................................................................488
17.3.4 I2C Status register 1 (I2C_S1).........................................................................................................................489
17.3.5 I2C Data I/O register (I2C_D).........................................................................................................................491
17.3.6 I2C Control Register 2 (I2C_C2).....................................................................................................................491
17.3.7 I2C Programmable Input Glitch Filter register (I2C_FLT).............................................................................492
17.3.8 I2C Range Address register (I2C_RA)............................................................................................................493
17.3.9 I2C SMBus Control and Status register (I2C_SMB).......................................................................................493
17.3.10 I2C Address Register 2 (I2C_A2)....................................................................................................................495
17.3.11 I2C SCL Low Timeout Register High (I2C_SLTH).......................................................................................495
17.3.12 I2C SCL Low Timeout Register Low (I2C_SLTL).........................................................................................496
17.4 Functional description.....................................................................................................................................................496
17.4.1 I2C protocol.....................................................................................................................................................496
17.4.1.1 START signal................................................................................................................................497
17.4.1.2 Slave address transmission.............................................................................................................497
17.4.1.3 Data transfers.................................................................................................................................498
17.4.1.4 STOP signal...................................................................................................................................498
17.4.1.5 Repeated START signal.................................................................................................................498
17.4.1.6 Arbitration procedure.....................................................................................................................499
17.4.1.7 Clock synchronization....................................................................................................................499
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 23
Section number Title Page
17.4.1.8 Handshaking...................................................................................................................................500
17.4.1.9 Clock stretching.............................................................................................................................500
17.4.1.10 I2C divider and hold values...........................................................................................................500
17.4.2 10-bit address...................................................................................................................................................501
17.4.2.1 Master-transmitter addresses a slave-receiver...............................................................................502
17.4.2.2 Master-receiver addresses a slave-transmitter...............................................................................502
17.4.3 Address matching.............................................................................................................................................503
17.4.4 System management bus specification............................................................................................................504
17.4.4.1 Timeouts.........................................................................................................................................504
17.4.4.2 FAST ACK and NACK.................................................................................................................506
17.4.5 Resets...............................................................................................................................................................506
17.4.6 Interrupts..........................................................................................................................................................506
17.4.6.1 Byte transfer interrupt....................................................................................................................507
17.4.6.2 Address detect interrupt.................................................................................................................507
17.4.6.3 Exit from low-power/stop modes...................................................................................................507
17.4.6.4 Arbitration lost interrupt................................................................................................................508
17.4.6.5 Timeout interrupt in SMBus..........................................................................................................508
17.4.7 Programmable input glitch filter......................................................................................................................509
17.4.8 Address matching wake-up..............................................................................................................................509
17.5 Initialization/application information.............................................................................................................................510
Chapter 18
Analog-to-digital converter (ADC)
18.1 Introduction.....................................................................................................................................................................513
18.1.1 Features............................................................................................................................................................513
18.1.2 Block Diagram.................................................................................................................................................514
18.2 External Signal Description............................................................................................................................................514
18.2.1 Analog Power (VDDA)...................................................................................................................................515
18.2.2 Analog Ground (VSSA)...................................................................................................................................515
18.2.3 Voltage Reference High (VREFH)..................................................................................................................515
S9S08RN60 Reference Manual, Rev. 1, 01/2014
24 Freescale Semiconductor, Inc.
Section number Title Page
18.2.4 Voltage Reference Low (VREFL)...................................................................................................................515
18.2.5 Analog Channel Inputs (ADx).........................................................................................................................515
18.3 ADC Control Registers...................................................................................................................................................516
18.3.1 Status and Control Register 1 (ADC_SC1)......................................................................................................516
18.3.2 Status and Control Register 2 (ADC_SC2)......................................................................................................518
18.3.3 Status and Control Register 3 (ADC_SC3)......................................................................................................519
18.3.4 Status and Control Register 4 (ADC_SC4)......................................................................................................520
18.3.5 Conversion Result High Register (ADC_RH).................................................................................................521
18.3.6 Conversion Result Low Register (ADC_RL)..................................................................................................522
18.3.7 Compare Value High Register (ADC_CVH)...................................................................................................522
18.3.8 Compare Value Low Register (ADC_CVL)....................................................................................................523
18.3.9 Pin Control 1 Register (ADC_APCTL1).........................................................................................................523
18.3.10 Pin Control 2 Register (ADC_APCTL2).........................................................................................................524
18.4 Functional description.....................................................................................................................................................526
18.4.1 Clock select and divide control........................................................................................................................526
18.4.2 Input select and pin control..............................................................................................................................527
18.4.3 Hardware trigger..............................................................................................................................................527
18.4.4 Conversion control...........................................................................................................................................528
18.4.4.1 Initiating conversions.....................................................................................................................528
18.4.4.2 Completing conversions.................................................................................................................528
18.4.4.3 Aborting conversions.....................................................................................................................529
18.4.4.4 Power control.................................................................................................................................529
18.4.4.5 Sample time and total conversion time..........................................................................................530
18.4.5 Automatic compare function............................................................................................................................531
18.4.6 FIFO operation.................................................................................................................................................532
18.4.7 MCU wait mode operation...............................................................................................................................535
18.4.8 MCU Stop3 mode operation............................................................................................................................536
18.4.8.1 Stop3 mode with ADACK disabled...............................................................................................536
18.4.8.2 Stop3 mode with ADACK enabled................................................................................................536
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 25
Section number Title Page
18.5 Initialization information................................................................................................................................................537
18.5.1 ADC module initialization example................................................................................................................537
18.5.1.1 Initialization sequence....................................................................................................................537
18.5.1.2 Pseudo-code example.....................................................................................................................538
18.5.2 ADC FIFO module initialization example.......................................................................................................538
18.5.2.1 Pseudo-code example.....................................................................................................................539
18.6 Application information..................................................................................................................................................540
18.6.1 External pins and routing.................................................................................................................................540
18.6.1.1 Analog supply pins.........................................................................................................................540
18.6.1.2 Analog reference pins....................................................................................................................540
18.6.1.3 Analog input pins...........................................................................................................................541
18.6.2 Sources of error................................................................................................................................................542
18.6.2.1 Sampling error................................................................................................................................542
18.6.2.2 Pin leakage error............................................................................................................................542
18.6.2.3 Noise-induced errors......................................................................................................................542
18.6.2.4 Code width and quantization error.................................................................................................543
18.6.2.5 Linearity errors...............................................................................................................................544
18.6.2.6 Code jitter, non-monotonicity, and missing codes.........................................................................544
Chapter 19
Analog comparator (ACMP)
19.1 Introduction.....................................................................................................................................................................547
19.1.1 Features............................................................................................................................................................547
19.1.2 Modes of operation..........................................................................................................................................547
19.1.2.1 Operation in Wait mode.................................................................................................................548
19.1.2.2 Operation in Stop3 mode...............................................................................................................548
19.1.2.3 Operation in Debug mode..............................................................................................................548
19.1.3 Block diagram..................................................................................................................................................548
19.2 Memory map and register definition...............................................................................................................................549
19.2.1 ACMP Control and Status Register (ACMP_CS)...........................................................................................549
S9S08RN60 Reference Manual, Rev. 1, 01/2014
26 Freescale Semiconductor, Inc.
Section number Title Page
19.2.2 ACMP Control Register 0 (ACMP_C0)..........................................................................................................550
19.2.3 ACMP Control Register 1 (ACMP_C1)..........................................................................................................551
19.2.4 ACMP Control Register 2 (ACMP_C2)..........................................................................................................552
19.3 Functional description.....................................................................................................................................................552
19.4 Setup and operation of ACMP........................................................................................................................................553
19.5 Resets..............................................................................................................................................................................553
19.6 Interrupts.........................................................................................................................................................................553
Chapter 20
Touch Sense Input (TSI)
20.1 Introduction.....................................................................................................................................................................555
20.1.1 Features............................................................................................................................................................555
20.1.2 Modes of operation..........................................................................................................................................556
20.1.3 Block diagram..................................................................................................................................................556
20.2 External signal description..............................................................................................................................................557
20.2.1 TSI[15:0]..........................................................................................................................................................557
20.3 Register definition...........................................................................................................................................................557
20.3.1 TSI Control and Status Register 0 (TSI_CS0).................................................................................................558
20.3.2 TSI Control and Status Register 1 (TSI_CS1).................................................................................................559
20.3.3 TSI Control and Status Register 2 (TSI_CS2).................................................................................................561
20.3.4 TSI Control and Status Register 3 (TSI_CS3).................................................................................................562
20.3.5 TSI Pin Enable Register 0 (TSI_PEN0)...........................................................................................................562
20.3.6 TSI Pin Enable Register 1 (TSI_PEN1)...........................................................................................................564
20.3.7 TSI Counter Register: High (TSI_CNTH).......................................................................................................565
20.3.8 TSI Counter Register: Low (TSI_CNTL)........................................................................................................565
20.4 Functional description.....................................................................................................................................................566
20.4.1 Capacitance measurement................................................................................................................................566
20.4.1.1 TSI electrode oscillator..................................................................................................................566
20.4.1.2 Electrode oscillator and counter module control...........................................................................567
20.4.1.3 TSI reference oscillator..................................................................................................................568
S9S08RN60 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 27