BST
SW
COMP
FB
SS
RAMP
RT
VCC
VIN
OUT
IS
GND
LM5575
VIN
VOUT
SYNC
SD
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
LM5575/LM5575Q SIMPLE SWITCHER® 75V, 1.5A Step-Down Switching Regulator
Check for Samples: LM5575
1FEATURES DESCRIPTION
The LM5575 is an easy to use SIMPLE SWITCHER®
23• LM5575Q is an Automotive Grade Product that buck regulator which allows design engineers to
is AEC-Q100 Grade 1 Qualified (−40°C to + design and optimize a robust power supply using a
125°C Operating Junction Temperature) minimum set of components. Operating with an input
• Integrated 75V, 330mΩN-channel MOSFET voltage range of 6 - 75V, the LM5575 delivers 1.5A of
continuous output current with an integrated 330mΩ
• Ultra-wide Input Voltage Range from 6V to 75V N-Channel MOSFET. The regulator utilizes an
• Adjustable Output Voltage as Low as 1.225V Emulated Current Mode architecture which provides
• 1.5% Feedback Reference Accuracy inherent line regulation, tight load transient response,
• Operating Frequency Adjustable Between and ease of loop compensation without the usual
limitation of low-duty cycles associated with current
50kHz and 500kHz with Single Resistor mode regulators. The operating frequency is
• Master or Slave Frequency Synchronization adjustable from 50kHz to 500kHz to allow
• Adjustable Soft-Start optimization of size and efficiency. To reduce EMI, a
• Emulated Current Mode Control Architecture frequency synchronization pin allows multiple IC’s
from the LM(2)557x family to self-synchronize or to
• Wide Bandwidth Error Amplifier synchronize to an external clock. The LM5575
• Built-in Protection ensures robustness with cycle-by-cycle current limit,
• Automotive Grade Product Datasheet that is short-circuit protection, thermal shut-down, and
remote shut-down. The device is available in a power
AEC-Q100 Grade 0 Qualified is Available Upon enhanced HTSSOP-16 package featuring an
Request. exposed die attach pad for thermal dissipation. The
– (−40°C to + 150°C Operating Junction LM5575 is supported by the full suite of WEBENCH®
Temperature) On-Line design tools.
APPLICATIONS PACKAGE
• Automotive • HTSSOP-16EP (Exposed Pad)
• Industrial
Simplified Application Schematic
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2WEBENCH is a registered trademark of Texas Instruments.
3All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2007–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
1
2
3
4
5
6
7
8
VIN
PRE
FB
VCC
IS
AGND
OUT
RAMP 9
10
11
12
COMP
SD
BST
RT
13
14
15
16
SS
PGND
SYNC
SW
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Connection Diagram
Figure 1. Top View
16-Lead HTSSOP
PIN DESCRIPTIONS
Pin(s) Name Description Application Information
1 VCC Output of the bias regulator Vcc tracks Vin up to 9V. Beyond 9V, Vcc is regulated to 7 Volts.
A 0.1uF to 1uF ceramic decoupling capacitor is required. An
external voltage (7.5V – 14V) can be applied to this pin to
reduce internal power dissipation.
2 SD Shutdown or UVLO input If the SD pin voltage is below 0.7V the regulator will be in a low
power state. If the SD pin voltage is between 0.7V and 1.225V
the regulator will be in standby mode. If the SD pin voltage is
above 1.225V the regulator will be operational. An external
voltage divider can be used to set a line undervoltage shutdown
threshold. If the SD pin is left open circuit, a 5µA pull-up current
source configures the regulator fully operational.
3 Vin Input supply voltage Nominal operating range: 6V to 75V
4 SYNC Oscillator synchronization input or output The internal oscillator can be synchronized to an external clock
with an external pull-down device. Multiple LM5575 devices can
be synchronized together by connection of their SYNC pins.
5 COMP Output of the internal error amplifier The loop compensation network should be connected between
this pin and the FB pin.
6 FB Feedback signal from the regulated output This pin is connected to the inverting input of the internal error
amplifier. The regulation threshold is 1.225V.
7 RT Internal oscillator frequency set input The internal oscillator is set with a single resistor, connected
between this pin and the AGND pin.
8 RAMP Ramp control signal An external capacitor connected between this pin and the AGND
pin sets the ramp slope used for current mode control.
Recommended capacitor range 50pF to 2000pF.
9 AGND Analog ground Internal reference for the regulator control functions
10 SS Soft-start An external capacitor and an internal 10µA current source set
the time constant for the rise of the error amp reference. The SS
pin is held low during standby, Vcc UVLO and thermal
shutdown.
11 OUT Output voltage connection Connect directly to the regulated output voltage.
12 PGND Power ground Low side reference for the PRE switch and the IS sense resistor.
13 IS Current sense Current measurement connection for the re-circulating diode. An
internal sense resistor and a sample/hold circuit sense the diode
current near the conclusion of the off-time. This current
measurement provides the DC level of the emulated current
ramp.
14 SW Switching node The source terminal of the internal buck switch. The SW pin
should be connected to the external Schottky diode and to the
buck inductor.
2Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
PIN DESCRIPTIONS (continued)
Pin(s) Name Description Application Information
15 PRE Pre-charge assist for the bootstrap This open drain output can be connected to SW pin to aid
capacitor charging the bootstrap capacitor during very light load conditions
or in applications where the output may be pre-charged before
the LM5575 is enabled. An internal pre-charge MOSFET is
turned on for 250ns each cycle just prior to the on-time interval
of the buck switch.
16 BST Boost input for bootstrap capacitor An external capacitor is required between the BST and the SW
pins. A 0.022µF ceramic capacitor is recommended. The
capacitor is charged from Vcc via an internal diode during the
off-time of the buck switch.
NA EP Exposed Pad Exposed metal pad on the underside of the device. It is
recommended to connect this pad to the PWB ground plane, in
order to aid in heat dissipation.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
VIN to GND 76V
BST to GND 90V
PRE to GND 76V
SW to GND (Steady State) -1.5V
BST to VCC 76V
SD, VCC to GND 14V
BST to SW 14V
OUT to GND Limited to Vin
SYNC, SS, FB, RAMP to GND 7V
ESD Rating(3) Human Body Model 2kV
Storage Temperature Range -65°C to +150°C
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) The human body model is a 100pF capacitor discharged through a 1.5kΩresistor into each pin.
Operating Ratings(1)
VIN 6V to 75V
Operation Junction Temperature −40°C to + 125°C
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM5575
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Electrical Characteristics
Specifications with standard typeface are for TJ= 25°C, and those with boldface type apply over full Operating Junction
Temperature range. VIN = 48V, RT= 32.4kΩunless otherwise stated.(1)
Symbol Parameter Conditions Min Typ Max Units
STARTUP REGULATOR
VccReg Vcc Regulator Output 6.85 7.15 7.45 V
Vcc LDO Mode turn-off 9 V
Vcc Current Limit Vcc = 0V 25 mA
VCC SUPPLY
Vcc UVLO Threshold (Vcc increasing) 5.03 5.35 5.67 V
Vcc Undervoltage Hysteresis 0.35 V
Bias Current (Iin) FB = 1.3V 3.7 4.5 mA
Shutdown Current (Iin) SD = 0V 57 85 µA
SHUTDOWN THRESHOLDS
Shutdown Threshold (SD Increasing) 0.47 0.7 0.9 V
Shutdown Hysteresis 0.1 V
Standby Threshold (Standby Increasing) 1.17 1.225 1.28 V
Standby Hysteresis 0.1 V
SD Pull-up Current Source 5 µA
SWITCH CHARACTERSICS
Buck Switch Rds(on) 330 660 mΩ
BOOST UVLO 4 V
BOOST UVLO Hysteresis 0.56 V
Pre-charge Switch Rds(on) 70 Ω
Pre-charge Switch on-time 250 ns
CURRENT LIMIT
Cycle by Cycle Current Limit RAMP = 0V 1.8 2.1 2.5 A
Cycle by Cycle Current Limit Delay RAMP = 2.5V 85 ns
SOFT-START
SS Current Source 710 14 µA
OSCILLATOR
Frequency1 180 200 220 kHz
Frequency2 RT= 11kΩ425 485 545 kHz
SYNC Source Impedance 11 kΩ
SYNC Sink Impedance 110 Ω
SYNC Threshold (falling) 1.3 V
SYNC Frequency RT= 11kΩ550 kHz
SYNC Pulse Width Minimum 15 ns
RAMP GENERATOR
Ramp Current 1 Vin = 60V, Vout=10V 467 550 633 µA
Ramp Current 2 Vin = 10V, Vout=10V 36 50 64 µA
PWM COMPARATOR
Forced Off-time 416 500 575 ns
Min On-time 80 ns
COMP to PWM Comparator Offset 0.7 V
(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation
using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level
(AOQL).
4Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
Electrical Characteristics (continued)
Specifications with standard typeface are for TJ= 25°C, and those with boldface type apply over full Operating Junction
Temperature range. VIN = 48V, RT= 32.4kΩunless otherwise stated.(1)
Symbol Parameter Conditions Min Typ Max Units
ERROR AMPLIFIER
Feedback Voltage Vfb = COMP 1.207 1.225 1.243 V
FB Bias Current 17 nA
DC Gain 70 dB
COMP Sink / Source Current 3mA
Unity Gain Bandwidth 3 MHz
DIODE SENSE RESISTANCE
DSENSE 83 mΩ
THERMAL SHUTDOWN
Tsd Thermal Shutdown Threshold 165 °C
Thermal Shutdown Hysteresis 25 °C
THERMAL RESISTANCE
θJC Junction to Case 14 °C/W
θJA Junction to Ambient 50 °C/W
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM5575
0 2 4 6 8 10
0
2
4
6
8
10
VCC (V)
VIN (V)
Ramp Up
Ramp Down
PHASE (°)
10k 100k 1M 10M 100M
FREQUENCY (Hz)
-30
-20
-10
0
10
20
30
40
50
GAIN (dB)
-135
-90
-45
0
45
90
135
180
225
GAIN
PHASE
TEMPERATURE (oC)
NORMALIZED SOFTSTART CURRENT
-50 -25 0 25 50 75 100 125
0.90
0.95
1.00
1.05
1.10
04 16 20 24
ICC (mA)
0
2
4
6
8
VCC (V)
812
RT (k:)
OSCILLATOR FREQUENCY (kHz)
1 10 100 1000
10
100
1000
TEMPERATURE (oC)
NORMALIZED OSCILLATOR FREQUENCY
-50 -25 0 25 50 75 100 125
0.990
0.995
1.000
1.005
1.010
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
Oscillator Frequency vs Temperature
Oscillator Frequency vs RTFOSC = 200kHz
Figure 2. Figure 3.
VCC vs ICC
Soft Start Current vs Temperature VIN = 12V
Figure 4. Figure 5.
VCC vs VIN Error Amplifier Gain/Phase
RL= 7kΩAVCL = 101
Figure 6. Figure 7.
6Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
0.25 0.5 1 1.250.75 1.5
0
10
20
30
40
50
60
70
80
90
100
EFFICIENCY (%)
IOUT (A)
VIN = 24V
VIN = 48V
VIN = 75V
VIN = 7V
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Demoboard Efficiency vs IOUT and VIN
Figure 8.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM5575
FB
SW
RT
VIN
BST
SD
5V
S
R
Q
Q
AGND
IS
CLK
+
SS
PRE
3
2
10
6
5
4 7 811
9
12
1
SD
Ir
LM5575
SHUTDOWN
STANDBY
7V
REGULATOR
SYNC
SYNC
OSCILLATOR
RAMP OUT
PGND
CLK
CLK
COMP
ERROR
AMP
R3
21k C3
470p
C11
330p
R7
10
C9
10
C10
120
R6
1.65k
R5
5.11k
L1
47 PH
C7
0.022
C8
0.47
D1
CMSH3-100
13
15
14
16
THERMAL
SHUTDOWN
UVLO
UVLO
CLK
DIS
VCC
LEVEL
SHIFT
DRIVER
1.225V
1.225V
0.7V
0.7V
R4
49.9k
C5
0.01
C6
open
R2
OPEN
C12
OPEN C4
0.01
C2
1.0
C1
1.0
R1
OPEN
7V ± 75V VIN VIN
2.1V
PWM
C_LIMIT
10 PA
5 PA
VIN
TRACK
SAMPLE
and
HOLD
1V/A
RAMP GENERATOR
Ir = (10 PA x (VIN ± VOUT))
+ 50 PA
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
TYPICAL APPLICATION CIRCUIT AND BLOCK DIAGRAM
Figure 9. Functional Block Diagram
Detailed Operating Description
The LM5575 switching regulator features all of the functions necessary to implement an efficient high voltage
buck regulator using a minimum of external components. This easy to use regulator integrates a 75V N-Channel
buck switch with an output current capability of 1.5 Amps. The regulator control method is based on current
mode control utilizing an emulated current ramp. Peak current mode control provides inherent line voltage feed-
forward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp
reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty
cycles necessary in high input voltage applications. The operating frequency is user programmable from 50kHz
to 500kHz. An oscillator synchronization pin allows multiple LM5575 regulators to self synchronize or be
synchronized to an external clock. The output voltage can be set as low as 1.225V. Fault protection features
include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the
HTSSOP-16 package featuring an exposed pad to aid thermal dissipation.
The functional block diagram and typical application of the LM5575 are shown in Figure 9. The LM5575 can be
applied in numerous applications to efficiently step-down a high, unregulated input voltage. The device is well
suited for telecom, industrial and automotive power bus voltage ranges.
High Voltage Start-Up Regulator
The LM5575 contains a dual-mode internal high voltage startup regulator that provides the Vcc bias supply for
the PWM controller and boot-strap MOSFET gate driver. The input pin (VIN) can be connected directly to the
input voltage, as high as 75 Volts. For input voltages below 9V, a low dropout switch connects Vcc directly to
Vin. In this supply range, Vcc is approximately equal to Vin. For Vin voltage greater than 9V, the low dropout
switch is disabled and the Vcc regulator is enabled to maintain Vcc at approximately 7V. The wide operating
range of 6V to 75V is achieved through the use of this dual mode regulator.
The output of the Vcc regulator is current limited to 25mA. Upon power up, the regulator sources current into the
capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the Vcc UVLO threshold of 5.35V
and the SD pin is greater than 1.225V, the output switch is enabled and a soft-start sequence begins. The output
switch remains enabled until Vcc falls below 5.0V or the SD pin falls below 1.125V.
8Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
RT = - 580 x 10-9
135 x 10-12
F
1
VIN
VCC
Internal Enable Signal
9V
7V
5.25V
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
An auxiliary supply voltage can be applied to the Vcc pin to reduce the IC power dissipation. If the auxiliary
voltage is greater than 7.3V, the internal regulator will essentially shut off, reducing the IC power dissipation. The
Vcc regulator series pass transistor includes a diode between Vcc and Vin that should not be forward biased in
normal operation. Therefore the auxiliary Vcc voltage should never exceed the Vin voltage.
In high voltage applications extra care should be taken to ensure the VIN pin does not exceed the absolute
maximum voltage rating of 76V. During line or load transients, voltage ringing on the Vin line that exceeds the
Absolute Maximum Ratings can damage the IC. Both careful PC board layout and the use of quality bypass
capacitors located close to the VIN and GND pins are essential.
Figure 10. Vin and Vcc Sequencing
Shutdown / Standby
The LM5575 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7V, the regulator is
in a low current shutdown mode. When the SD pin voltage is greater than 0.7V but less than 1.225V, the
regulator is in standby mode. In standby mode the Vcc regulator is active but the output switch is disabled. When
the SD pin voltage exceeds 1.225V, the output switch is enabled and normal operation begins. An internal 5µA
pull-up current source configures the regulator to be fully operational if the SD pin is left open.
An external set-point voltage divider from VIN to GND can be used to set the operational input range of the
regulator. The divider must be designed such that the voltage at the SD pin will be greater than 1.225V when Vin
is in the desired operating range. The internal 5µA pull-up current source must be included in calculations of the
external set-point divider. Hysteresis of 0.1V is included for both the shutdown and standby thresholds. The SD
pin is internally clamped with a 1kΩresistor and an 8V zener clamp. The voltage at the SD pin should never
exceed 14V. If the voltage at the SD pin exceeds 8V, the bias current will increase at a rate of 1 mA/V.
The SD pin can also be used to implement various remote enable / disable functions. Pulling the SD pin below
the 0.7V threshold totally disables the controller. If the SD pin voltage is above 1.225V the regulator will be
operational.
Oscillator and Sync Capability
The LM5575 oscillator frequency is set by a single external resistor connected between the RT pin and the
AGND pin. The RTresistor should be located very close to the device and connected directly to the pins of the IC
(RT and AGND).To set a desired oscillator frequency (F), the necessary value for the RTresistor can be
calculated from the following equation:
(1)
The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be
of higher frequency than the free-running frequency set by the RTresistor. A clock circuit with an open drain
output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration should
be greater than 15ns.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM5575
SYNC
10k
S
R
Q
Q
DEADTIME
ONE-SHOT
5V
2.5V
I = f(RT)
SYNC
LM5575
UP TO 5 TOTAL
DEVICES
LM5575
SYNC
SYNC
AGND
LM5575
SW
CLK
SYNC
SW
500 ns
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Figure 11. Sync from External Clock
Figure 12. Sync from Multiple Devices
Multiple LM5575 devices can be synchronized together simply by connecting the SYNC pins together. In this
configuration all of the devices will be synchronized to the highest frequency device. The diagram in Figure 13
illustrates the SYNC input/output features of the LM5575. The internal oscillator circuit drives the SYNC pin with
a strong pull-down / weak pull-up inverter. When the SYNC pin is pulled low either by the internal oscillator or an
external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC
pins of several LM5575 IC’s are connected together, the IC with the highest internal clock frequency will pull the
connected SYNC pins low first and terminate the oscillator ramp cycles of the other IC’s. The LM5575 with the
highest programmed clock frequency will serve as the master and control the switching frequency of the all the
devices with lower oscillator frequency.
Figure 13. Simplified Oscillator Block Diagram and SYNC I/O Circuit
10 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
Sample and
Hold DC Level
1V/A
RAMP
TON
tON
CRAMP
(10 P x (VIN ± VOUT) + 50 P) x
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
Error Amplifier and PWM Comparator
The internal high gain error amplifier generates an error signal proportional to the difference between the
regulated output voltage and an internal precision reference (1.225V). The output of the error amplifier is
connected to the COMP pin allowing the user to provide loop compensation components, generally a type II
network, as illustrated in Figure 9. This network creates a pole at DC, a zero and a noise reducing high
frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to
the error amplifier output voltage at the COMP pin.
RAMP Generator
The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the
buck switch current. This switch current corresponds to the positive slope portion of the output inductor current.
Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and
provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current
signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked.
Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and
propagation delay limit the minimum achievable pulsewidth. In applications where the input voltage may be
relatively large in comparison to the output voltage, controlling small pulsewidths and duty cycles is necessary for
regulation. The LM5575 utilizes a unique ramp generator, which does not actually measure the buck switch
current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp
signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The
current reconstruction is comprised of two elements; a sample & hold DC level and an emulated current ramp.
Figure 14. Composition of Current Sense Signal
The sample & hold DC level illustrated in Figure 14 is derived from a measurement of the re-circulating Schottky
diode anode current. The re-circulating diode anode should be connected to the IS pin. The diode current flows
through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense
resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode
current sensing and sample & hold provide the DC level of the reconstructed current signal. The positive slope
inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an
internal voltage controlled current source. The ramp current source that emulates the inductor current is a
function of the Vin and Vout voltages per the following equation:
IRAMP = (10µ x (Vin – Vout)) + 50µA (2)
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM5575
VinMIN = Vout + VD
1 - Fs x 500 ns
RAMP
VCC
CRAMP
RRAMP
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of
CRAMP can be selected from: CRAMP =Lx10-5, where L is the value of the output inductor in Henrys. With this
value, the scale factor of the emulated current ramp will be approximately equal to the scale factor of the DC
level sample and hold (1.0 V / A). The CRAMP capacitor should be located very close to the device and connected
directly to the pins of the IC (RAMP and AGND).
For duty cycles greater than 50%, peak current mode control circuits are subject to sub-harmonic oscillation.
Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch
node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this
oscillation. The 50µA of offset current provided from the emulated current source adds some fixed slope to the
ramp signal. In some high output voltage, high duty cycle applications, additional slope may be required. In these
applications, a pull-up resistor may be added between the VCC and RAMP pins to increase the ramp slope
compensation.
For VOUT > 7.5V:
Calculate optimal slope current, IOS = VOUT x 10µA/V.
For example, at VOUT = 10V, IOS = 100µA.
Install a resistor from the RAMP pin to VCC:
RRAMP = VCC / (IOS - 50µA)
Figure 15. RRAMP to VCC for VOUT > 7.5V
Maximum Duty Cycle / Input Drop-out Voltage
There is a forced off-time of 500ns implemented each cycle to ensure sufficient time for the diode current to be
sampled. This forced off-time limits the maximum duty cycle of the buck switch. The maximum duty cycle will
vary with the operating frequency.
DMAX = 1 - Fs x 500ns (3)
Where Fs is the oscillator frequency. Limiting the maximum duty cycle will raise the input dropout voltage. The
input dropout voltage is the lowest input voltage required to maintain regulation of the output voltage. An
approximation of the input dropout voltage is:
(4)
Where VDis the voltage drop across the re-circulatory diode. Operating at high switching frequency raises the
minimum input voltage necessary to maintain regulation.
Current Limit
The LM5575 contains a unique current monitoring scheme for control and over-current protection. When set
correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current
with a scale factor of 1.0 V / A. The emulated ramp signal is applied to the current limit comparator. If the
emulated ramp signal exceeds 2.1V (2.1A) the present current cycle is terminated (cycle-by-cycle current
limiting). In applications with small output inductance and high input voltage the switch current may overshoot
due to the propagation delay of the current limit comparator. If an overshoot should occur, the diode current
sampling circuit will detect the excess inductor current during the off-time of the buck switch. If the sample & hold
DC level exceeds the 2.1V current limit threshold, the buck switch will be disabled and skip pulses until the diode
current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach
prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is
forced to decay following any current overshoot.
12 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
RT = [(1 / 300 x 103) ± 580 x 10-9]
135 x 10-12
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
Soft-Start
The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing
start-up stresses and surges. The internal soft-start current source, set to 10µA, gradually increases the voltage
of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the
reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using
external circuits that limit or clamp the voltage level of the SS pin.
In the event a fault is detected (over-temperature, Vcc UVLO, SD) the soft-start capacitor will be discharged.
When the fault condition is no longer present a new soft-start sequence will commence.
Boost Pin
The LM5575 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver.
This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A 0.022µF
ceramic capacitor, connected with short traces between the BST pin and SW pin, is recommended. During the
off-time of the buck switch, the SW pin voltage is approximately -0.5V and the bootstrap capacitor is charged
from Vcc through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch will
be forced off each cycle for 500ns to ensure that the bootstrap capacitor is recharged.
Under very light load conditions or when the output voltage is pre-charged, the SW voltage will not remain low
during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap
capacitor will not receive sufficient voltage to operate the buck switch gate driver. For these applications, the
PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge
MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250ns just prior to the
onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode),
then no current will flow through the pre-charge MOSFET/diode.
Thermal Protection
Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction
temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state,
disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from
accidental device overheating.
Application Information
EXTERNAL COMPONENTS
The procedure for calculating the external components is illustrated with the following design example. The Bill of
Materials for this design is listed in Table 1. The circuit shown in Figure 9 is configured for the following
specifications:
• VOUT = 5V
• VIN = 7V to 75V
• Fs = 300kHz
• Minimum load current (for CCM) = 200mA
• Maximum load current = 1.5A
R3 (RT)
RTsets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher
losses. Operation at 300kHz was selected for this example as a reasonable compromise for both small size and
high efficiency. The value of RTfor 300kHz switching frequency can be calculated as follows:
(5)
The nearest standard value of 21kΩwas chosen for RT.
L1
The inductor value is determined based on the operating frequency, load current, ripple current, and the
minimum and maximum input voltage (VIN(min), VIN(max)).
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LM5575
'VOUT = 'IL x 1
8 x FS x COUT
§
¨
©ESR +
§
¨
©
L1 = 5V x (75V ± 5V)
0.4A x 300 kHz x 75V = 39 PH
L1 = VOUT x (VIN(max) ± VOUT)
IRIPPLE x FS x VIN(max)
IPK+
L1 Current
0 mA
IPK-
IO
IRIPPLE
1/Fs
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Figure 16. Inductor Current Waveform
To keep the circuit in continuous conduction mode (CCM), the maximum ripple current IRIPPLE should be less
than twice the minimum load current, or 0.4Ap-p. Using this value of ripple current, the value of inductor (L1) is
calculated using the following:
(6)
(7)
This procedure provides a guide to select the value of L1. The nearest standard value (47µH) will be used. L1
must be rated for the peak current (IPK+) to prevent saturation. During normal loading conditions, the peak current
occurs at maximum load current plus maximum ripple. During an overload condition the peak current is limited to
2.1A nominal (2.5A maximum). The selected inductor (see Table 1) has a conservative 3.25 Amp saturation
current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance
to reduce by 30%, at 20°C.
C3 (CRAMP)
With the inductor value selected, the value of C3 (CRAMP) necessary for the emulation ramp circuit is:
CRAMP = L x 10-5 (8)
Where L is in Henrys
With L1 selected for 47µH the recommended value for C3 is 470pF.
C9, C10
The output capacitors, C9 and C10, smooth the inductor ripple current and provide a source of charge for
transient loading conditions. For this design a 10µF ceramic capacitor and a 120µF AL organic capacitor were
selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes,
while the AL capacitor provides a large bulk capacitance in a small volume for transient loading conditions. An
approximation for the output ripple voltage is:
(9)
D1
A Schottky type re-circulating diode is required for all LM5575 applications. Ultra-fast diodes are not
recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal
reverse recovery characteristics and low forward voltage drop are particularly important diode characteristics for
high input voltage and low output voltage applications common to the LM5575. The reverse recovery
characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The
reverse recovery characteristics of Schottky diodes minimize the peak instantaneous power in the buck switch
occurring during turn-on each cycle. The resulting switching losses of the buck switch are significantly reduced
when using a Schottky diode. The reverse breakdown rating should be selected for the maximum VIN, plus some
safety margin.
14 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
R2 = 1.225 x R1
VIN(min) + (5 x 10-6 x R1) ± 1.225
§
¨
©
§
¨
©
tss = C4 x 1.225V
10 PA
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
The forward voltage drop has a significant impact on the conversion efficiency, especially for applications with a
low output voltage. “Rated” current for diodes vary widely from various manufacturers. The worst case is to
assume a short circuit load condition. In this case the diode will carry the output current almost continuously. For
the LM5575 this current can be as high as 2.1A. Assuming a worst case 1V drop across the diode, the maximum
diode power dissipation can be as high as 2.1W. For the reference design a 100V Schottky in a SMC package
was selected.
C1, C2
The regulator supply voltage has a large source impedance at the switching frequency. Good quality input
capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current
during the on-time. When the buck switch turns on, the current into the VIN pin steps to the lower peak of the
inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into
VIN during the on-time is the load current. The input capacitance should be selected for RMS current rating and
minimum ripple voltage. A good approximation for the required ripple current rating necessary is IRMS > IOUT / 2.
Quality ceramic capacitors with a low ESR should be selected for the input filter. To allow for capacitor
tolerances and voltage effects, two 1.0µF, 100V ceramic capacitors will be used. If step input voltage transients
are expected near the maximum rating of the LM5575, a careful evaluation of ringing and possible spikes at the
device VIN pin should be completed. An additional damping network or input voltage clamp may be required in
these cases.
C8
The capacitor at the VCC pin provides noise filtering and stability for the VCC regulator. The recommended value
of C8 should be no smaller than 0.1µF, and should be a good quality, low ESR, ceramic capacitor. A value of
0.47µF was selected for this design.
C7
The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch
gate at turn-on. The recommended value of C7 is 0.022µF, and should be a good quality, low ESR, ceramic
capacitor.
C4
The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage and the output
voltage, to reach the final regulated value. The time is determined from:
(10)
For this application, a C4 value of 0.01µF was chosen which corresponds to a soft-start time of 1ms.
R5, R6
R5 and R6 set the output voltage level, the ratio of these resistors is calculated from:
R5/R6 = (VOUT / 1.225V) - 1 (11)
For a 5V output, the R5/R6 ratio calculates to 3.082. The resistors should be chosen from standard value
resistors, a good starting point is selection in the range of 1.0kΩ- 10kΩ. Values of 5.11kΩfor R5, and 1.65kΩfor
R6 were selected.
R1, R2, C12
A voltage divider can be connected to the SD pin to set a minimum operating voltage Vin(min) for the regulator. If
this feature is required, the easiest approach to select the divider resistor values is to select a value for R1
(between 10kΩand 100kΩrecommended) then calculate R2 from:
(12)
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LM5575
REF LEVEL
0.000 dB
0.0 deg
100 1k
START 100.000 Hz 10k
STOP 100 000.000 Hz
/DIV
10.000 dB
45.000 deg
0
GAIN
PHASE
100k
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Capacitor C12 provides filtering for the divider. The voltage at the SD pin should never exceed 8V, when using
an external set-point divider it may be necessary to clamp the SD pin at high input voltage conditions. The
reference design utilizes the full range of the LM5575 (6V to 75V); therefore these components can be omitted.
With the SD pin open circuit the LM5575 responds once the Vcc UVLO threshold is satisfied.
R7, C11
A snubber network across the power diode reduces ringing and spikes at the switching node. Excessive ringing
and spikes can cause erratic operation and couple spikes and noise to the output. Voltage spikes beyond the
rating of the LM5575 or the re-circulating diode can damage these devices. Selecting the values for the snubber
is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections
are very short. For the current levels typical for the LM5575 a resistor value between 5 and 20 Ohms is
adequate. Increasing the value of the snubber capacitor results in more damping but higher losses. Select a
minimum value of C11 that provides adequate damping of the SW pin waveform at high load.
R4, C5, C6
These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One
advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5.
The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of
the LM5575 is as follows:
DC Gain(MOD) = Gm(MOD) x RLOAD = 1 x RLOAD (13)
The dominant low frequency pole of the modulator is determined by the load resistance (RLOAD,) and output
capacitance (COUT). The corner frequency of this pole is:
fp(MOD) = 1 / (2πRLOAD COUT) (14)
For RLOAD = 5Ωand COUT = 130µF then fp(MOD) = 245Hz
DC Gain(MOD) =1x5=14dB
For the design example of Figure 9 the following modulator gain vs. frequency characteristic was measured as
shown in Figure 17.
Figure 17. Gain and Phase of Modulator
RLOAD = 5 Ohms and COUT = 130µF
16 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
REF LEVEL
0.000 dB
0.0 deg
100 1k
START 100.000 Hz 10k
STOP 100 000.000 Hz
/DIV
10.000 dB
45.000 deg
0
GAIN
PHASE
100k
REF LEVEL
0.000 dB
0.0 deg
100 1k
START 50.000 Hz 10k
STOP 50 000.000 Hz
/DIV
10.000 dB
45.000 deg
0
GAIN
PHASE
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at DC and a
zero at fZ=1/(2πR4C5). The error amplifier zero cancels the modulator pole leaving a single pole response at
the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable
loop with 90 degrees of phase margin.
For the design example, a target loop bandwidth (crossover frequency) of 15kHz was selected. The
compensation network zero (fZ) should be selected at least an order of magnitude less than the target crossover
frequency. This constrains the product of R4 and C5 for a desired compensation network zero 1 / (2πR4 C5) to
be less than 2kHz. Increasing R4, while proportionally decreasing C5, increases the error amp gain. Conversely,
decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was
selected for 0.01µF and R4 was selected for 49.9kΩ. These values configure the compensation network zero at
320Hz. The error amp gain at frequencies greater than fZis: R4 / R5, which is approximately 10 (20dB).
Figure 18. Error Amplifier Gain and Phase
The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.
Figure 19. Overall Loop Gain and Phase
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LM5575
BST
SW
VCC
IS
GND
LM5575
COUT
D1
L1
D2
VOUT
BST
SW
VCC
IS
GND
LM5575
VOUT
D2
D1
L1
COUT
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be
configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier
compensation components can be designed with the guidelines given. Step load transient tests can be
performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response.
C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value
of C6 must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer
function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of
the pole added by C6 is: fp2 = fz x C5 / C6.
BIAS POWER DISSIPATION REDUCTION
Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of
the IC. The VCC regulator must step-down the input voltage VIN to a nominal VCC level of 7V. The large voltage
drop across the VCC regulator translates into a large power dissipation within the Vcc regulator. There are several
techniques that can significantly reduce this bias regulator power dissipation. Figure 20 and Figure 21 depict two
methods to bias the IC from the output voltage. In each case the internal Vcc regulator is used to initially bias the
VCC pin. After the output voltage is established, the VCC pin potential is raised above the nominal 7V regulation
level, which effectively disables the internal VCC regulator. The voltage applied to the VCC pin should never
exceed 14V. The VCC voltage should never be larger than the VIN voltage.
Figure 20. VCC Bias from VOUT for 8V < VOUT < 14V
Figure 21. VCC Bias with Additional Winding on the Output Inductor
18 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
LM5575
www.ti.com
SNVS471G –JANUARY 2007–REVISED APRIL 2013
PCB LAYOUT AND THERMAL CONSIDERATIONS
The circuit in Figure 9 serves as both a block diagram of the LM5575 and a typical application board schematic
for the LM5575. In a buck regulator there are two loops where currents are switched very fast. The first loop
starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the
load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS
pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops
reduces the stray inductance and minimizes noise and possible erratic operation. A ground plane in the PC
board is recommended as a means to connect the input filter capacitors to the output filter capacitors and the
PGND pins of the regulator. Connect all of the low power ground connections (CSS, RT, CRAMP) directly to the
regulator AGND pin. Connect the AGND and PGND pins together through the topside copper area covering the
entire underside of the device. Place several vias in this underside copper area to the ground plane.
The two highest power dissipating components are the re-circulating diode and the LM5575 regulator IC. The
easiest method to determine the power dissipated within the LM5575 is to measure the total conversion losses
(Pin – Pout) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An
approximation for the Schottky diode loss is P = (1-D) x Iout x Vfwd. An approximation for the output inductor
power is P = IOUT2x R x 1.1, where R is the DC resistance of the inductor and the 1.1 factor is an approximation
for the AC losses. If a snubber is used, an approximation for the damping resistor power dissipation is P = Vin2x
Fsw x Csnub, where Fsw is the switching frequency and Csnub is the snubber capacitor. The regulator has an
exposed thermal pad to aid power dissipation. Adding several vias under the device to the ground plane will
greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will aid the power
dissipation of the diode.
The most significant variables that affect the power dissipated by the LM5575 are the output current, input
voltage and operating frequency. The power dissipated while operating near the maximum output current and
maximum input volatge can be appreciable. The operating frequency of the LM5575 evaluation board has been
designed for 300kHz. When operating at 1.5A output current with a 70V input the power dissipation of the
LM5575 regulator is approximately 1.25W.
The junction-to-ambient thermal resistance of the LM5575 will vary with the application. The most significant
variables are the area of copper in the PC board, the number of vias under the IC exposed pad and the amount
of forced air cooling provided. Referring to the evaluation board artwork, the area under the LM5575 (component
side) is covered with copper and there are 5 connection vias to the solder side ground plane. Additional vias
under the IC will have diminishing value as more vias are added. The integrity of the solder connection from the
IC exposed pad to the PC board is critical. Excessive voids will greatly diminish the thermal dissipation capacity.
The junction-to-ambient thermal resistance of the LM5575 mounted in the evaluation board varies from 50°C/W
with no airflow to 28°C/W with 900 LFM (Linear Feet per Minute). With a 25°C ambient temperature and no
airflow, the predicted junction temperature for the LM5575 will be 25 + (50 x 1.25) = 88°C. If the evaluation board
is operated at 1.5A output current, 70V input voltage and high ambient temperature for a prolonged period of
time the thermal shutdown protection within the IC may activate. The IC will turn off allowing the junction to cool,
followed by restart with the soft-start capacitor reset to zero.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LM5575
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
Table 1. 5V, 1.5A Demo Board Bill of Materials
ITEM PART NUMBER DESCRIPTION VALUE
C 1 C3225X7R2A105M CAPACITOR, CER, TDK 1µ, 100V
C 2 C3225X7R2A105M CAPACITOR, CER, TDK 1µ, 100V
C 3 C0805A471K1GAC CAPACITOR, CER, KEMET 470p, 100V
C 4 C2012X7R2A103K CAPACITOR, CER, TDK 0.01µ, 100V
C 5 C2012X7R2A103K CAPACITOR, CER, TDK 0.01µ, 100V
C 6 OPEN NOT USED
C 7 C2012X7R2A223K CAPACITOR, CER, TDK 0.022µ, 100V
C 8 C2012X7R1C474M CAPACITOR, CER, TDK 0.47µ, 16V
C 9 C3225X7R1C106M CAPACITOR, CER, TDK 10µ, 16V
C 10 APXE6R3ARA121ME61G CAPACITOR, AL, NIPPON 120µ, 6.3V
C 11 C0805C331G1GAC CAPACITOR, CER, KEMET 330p, 100V
C 12 OPEN NOT USED
D 1 CMSH3-100 DIODE, 100V, CENTRAL
L 1 DR125-470 INDUCTOR, COOPER 47µH
R 1 OPEN NOT USED
R 2 OPEN NOT USED
R 3 CRCW08052102F RESISTOR 21kΩ
R 4 CRCW08054992F RESISTOR 49.9kΩ
R 5 CRCW08055111F RESISTOR 5.11kΩ
R 6 CRCW08051651F RESISTOR 1.65kΩ
R 7 CRCW2512100J RESISTOR 10, 1W
U 1 LM5575 REGULATOR, TEXAS INSTRUMENTS
20 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
LM5575
SNVS471G –JANUARY 2007–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision F (April 2013) to Revision G Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 21
22 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM5575
PACKAGE OPTION ADDENDUM
www.ti.com 11-Jan-2021
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM5575MH NRND HTSSOP PWP 16 92 Non-RoHS
& Green Call TI Call TI -40 to 125 LM5575
MH
LM5575MH/NOPB ACTIVE HTSSOP PWP 16 92 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM5575
MH
LM5575MHX/NOPB ACTIVE HTSSOP PWP 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM5575
MH
LM5575Q0MH/NOPB ACTIVE HTSSOP PWP 16 92 RoHS & Green SN Level-1-260C-UNLIM -40 to 150 LM5575
Q0MH
LM5575Q0MHX/NOPB ACTIVE HTSSOP PWP 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 150 LM5575
Q0MH
LM5575QMH/NOPB ACTIVE HTSSOP PWP 16 92 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM5575
QMH
LM5575QMHX/NOPB ACTIVE HTSSOP PWP 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM5575
QMH
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
PACKAGE OPTION ADDENDUM
www.ti.com 11-Jan-2021
Addendum-Page 2
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF LM5575, LM5575-Q1 :
•Catalog: LM5575
•Automotive: LM5575-Q1
NOTE: Qualified Version Definitions:
•Catalog - TI's standard catalog product
•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM5575MHX/NOPB HTSSOP PWP 16 2500 330.0 12.4 6.95 5.6 1.6 8.0 12.0 Q1
LM5575Q0MHX/NOPB HTSSOP PWP 16 2500 330.0 12.4 6.95 5.6 1.6 8.0 12.0 Q1
LM5575QMHX/NOPB HTSSOP PWP 16 2500 330.0 12.4 6.95 5.6 1.6 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Feb-2018
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM5575MHX/NOPB HTSSOP PWP 16 2500 367.0 367.0 35.0
LM5575Q0MHX/NOPB HTSSOP PWP 16 2500 367.0 367.0 35.0
LM5575QMHX/NOPB HTSSOP PWP 16 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Feb-2018
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
TYP
6.6
6.2
14X 0.65
16X 0.30
0.19
2X
4.55
(0.15) TYP
0 - 8 0.15
0.05
3.3
2.7
3.3
2.7
2X 1.34 MAX
NOTE 5
1.2 MAX
(1)
0.25
GAGE PLANE
0.75
0.50
A
NOTE 3
5.1
4.9
B4.5
4.3
4X 0.166 MAX
NOTE 5
4214868/A 02/2017
PowerPAD HTSSOP - 1.2 mm max heightPWP0016A
PLASTIC SMALL OUTLINE
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.
PowerPAD is a trademark of Texas Instruments.
TM
116
0.1 C A B
9
8
PIN 1 ID
AREA
SEATING PLANE
0.1 C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 2.400
THERMAL
PAD
17
www.ti.com
EXAMPLE BOARD LAYOUT
(5.8)
0.05 MAX
ALL AROUND 0.05 MIN
ALL AROUND
16X (1.5)
16X (0.45)
14X (0.65)
(3.4)
NOTE 9
(5)
NOTE 9
(3.3)
(3.3)
( 0.2) TYP
VIA (1.1) TYP
(1.1)
TYP
4214868/A 02/2017
PowerPAD HTSSOP - 1.2 mm max heightPWP0016A
PLASTIC SMALL OUTLINE
SYMM
SYMM
SEE DETAILS
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:10X
1
89
16
METAL COVERED
BY SOLDER MASK
SOLDER MASK
DEFINED PAD
17
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
TM
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
PADS 1-16
EXPOSED
METAL
SOLDER MASK
DEFINED
SOLDER MASK
METAL UNDER SOLDER MASK
OPENING
EXPOSED
METAL
www.ti.com
EXAMPLE STENCIL DESIGN
16X (1.5)
16X (0.45)
(3.3)
(3.3)
BASED ON
0.125 THICK
STENCIL
14X (0.65)
(R0.05) TYP
(5.8)
4214868/A 02/2017
PowerPAD HTSSOP - 1.2 mm max heightPWP0016A
PLASTIC SMALL OUTLINE
2.79 X 2.790.175 3.01 X 3.010.15 3.3 X 3.3 (SHOWN)0.125 3.69 X 3.690.1
SOLDER STENCIL
OPENING
STENCIL
THICKNESS
NOTES: (continued)
10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
11. Board assembly site may have different recommendations for stencil design.
TM
SYMM
SYMM
1
89
16
BASED ON
0.125 THICK
STENCIL
BY SOLDER MASK
METAL COVERED SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES
SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X
17
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated
