2013-2014 Microchip Technology Inc. DS70000689D-page 1
dsPIC33EPXXXGM3XX/6XX/7XX
Operating Conditions
3.0V to 3.6V, -40°C to +85°C, up to 70 MIPS
3.0V to 3.6V, -40°C to +125°C, up to 60 MIPS
Core: 16-Bit dsPIC33E CPU
Code-Efficient (C and Assembly) Architecture
Two 40-Bit Wide Accumulators
Single-Cycle (MAC/MPY) with Dual Data Fetch
Single-Cycle Mixed-Sign MUL plus Hardware Divide
32-Bit Multiply Support
Clock Management
Internal Fast FRC Oscillator with 1% Accuracy
Programmable PLLs and Oscillator Clock Sources
Fail-Safe Clock Monitor (FSCM)
Independent Watchdog Timer (WDT)
Fast Wake-up and Start-up
Power Management
Low-Power Management modes (Sleep, Idle, Doze)
Executing Optimized NOP String with Flash Fetch
Integrated Power-on Reset and Brown-out Reset
0.6 mA/MHz Dynamic Current (typical)
•30 µA IPD Current (typical)
High-Speed PWM
Up to 12 PWM Outputs (six generators)
Primary Master Time Base Inputs allow Time Base
Synchronization from Internal/External Sources
Dead Time for Rising and Falling Edges
7.14 ns PWM Resolution
PWM Support for:
- DC/DC, AC/DC, Inverters, PFC, Lighting
- BLDC, PMSM, ACIM, SRM
Programmable Fault Inputs
Flexible Trigger Configurations for ADC Conversions
Supports PWM Lock, PWM Output Chopping and
Dynamic Phase Shifting
Advanced Analog Features
Two Independent ADC modules:
- Configurable as 10-bit, 1.1 Msps with
four S&H or 12-bit, 500 ksps with one S&H
- 11, 13, 18, 30 or 49 analog inputs
Flexible and Independent ADC Trigger Sources
Up to Four Op Amp/Comparators with Direct
Connection to the ADC module:
- Additional dedicated comparator
- Programmable references with 32 voltage points
- Programmable blanking and filtering
Charge Time Measurement Unit (CTMU):
- Supports mTouch™ capacitive touch sensing
- Provides high-resolution time measurement (1 ns)
- On-chip temperature measurement
Timers/Output Compare/Input Capture
21 General Purpose Timers:
- Nine 16-bit and up to four 32-bit timers/counters
- Eight output capture modules configurable as
timers/counters
- PTG module with two configurable timers/counters
- Two 32-bit Quadrature Encoder Interface (QEI)
modules configurable as a timer/counter
Eight Input Capture modules
Peripheral Pin Select (PPS) to allow Function Remap
Peripheral Trigger Generator (PTG) for Scheduling
Complex Sequences
Communication Interfaces
Four Enhanced Addressable UART modules
(17.5 Mbps):
- With support for LIN/J2602 protocols and IrDA®
Three 3-Wire/4-Wire SPI modules (15 Mbps)
25 Mbps Data Rate for Dedicated SPI module
(with no PPS)
•Two I
2C™ modules (up to 1 Mbps) with SMBus Support
Two CAN modules (1 Mbps) with CAN 2.0B Support
Programmable Cyclic Redundancy Check (CRC)
Codec Interface module (DCI) with I2S Support
Direct Memory Access (DMA)
4-Channel DMA with User-Selectable Priority Arbitration
Peripherals Supported by the DMA Controller include:
- UART, SPI, ADC, CAN and input capture
- Output compare and timers
Input/Output
Sink/Source 15 mA or 10 mA, Pin-Specific for
Standard VOH/VOL
5V Tolerant Pins
Selectable Open-Drain, Pull-ups and Pull-Downs
Up to 5 mA Overvoltage Clamp Current
Change Notice Interrupts on All I/O Pins
PPS to allow Function Remap
Qualification and Class B Support
AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
AEC-Q100 REVG (Grade 0, -40°C to +150°C) Planned
Class B Safety Library, IEC 60730
Debugger Development Support
In-Circuit and In-Application Programming
Three Complex and Five Simple Breakpoints
IEEE 1149.2 Compatible (JTAG) Boundary Scan
Trace and Run-Time Watch
16-Bit Digital Signal Controllers with High-Speed PWM,
Op Amps and Advanced Analog Featur es
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 2 2013-2014 Microchip Technology Inc.
dsPIC33EPXXXGM3XX/6XX/7XX
PRODUCT FAMILY
The device names, pin counts, memory sizes and
peripheral availability of each device are listed in
Table 1. Their pinout diagrams appear on the following
pages.
TABL E 1: dsPIC3 3E PXXX GM3 XX/6 XX/ 7X X FAMILY DEVIC ES
Device
Program Flash Memory (Kbytes)
RAM (Kbytes)
Remappable P eripheral s
I2C™
CRC Generator
ADC
10-Bit/12-Bit ADC (Channels)
Op Amps/Comparators
CTMU
PTG
PMP
RTCC
I/O Pins
Pins
Packages
CAN
16-Bit/32-Bit Timers
Input Capture
Output Compare
Motor Control PWM (Channels)
QEI
UART
SPI(1)
DCI
Externa l I nter ru p ts(2)
dsPIC33EP128GM304 128 16 0
9/4 8 8 12 2 4 3 1 5 2 1 2 18 4/5 1 Yes No No 35 44 TQFP,
QFN
dsPIC33EP128GM604 2
dsPIC33EP256GM304 256 32 0
dsPIC33EP256GM604 2
dsPIC33EP512GM304 512 48 0
dsPIC33EP512GM604 2
dsPIC33EP128GM306 128 16 0
9/4 8 8 12 2 4 3 1 5 2 1 2 30 4/5 1 Yes Yes Yes 53 64 TQFP,
QFN
dsPIC33EP128GM706 2
dsPIC33EP256GM306 256 32 0
dsPIC33EP256GM706 2
dsPIC33EP512GM306 512 48 0
dsPIC33EP512GM706 2
dsPIC33EP128GM310 128 16 0
9/48 8122 4 3 1 5 2 1 2494/5 1YesYesYes85
100/
121
TQFP,
TFBGA
dsPIC33EP128GM710 2
dsPIC33EP256GM310 256 32 0
dsPIC33EP256GM710 2
dsPIC33EP512GM310 512 48 0
dsPIC33EP512GM710 2
Note 1: Only SPI2 and SPI3 are remappable.
2: INT0 is not remappable.
2013-2014 Microchip Technology Inc. DS70000689D-page 3
dsPIC33EPXXXGM3XX/6XX/7XX
Pin Diagrams
44-Pin TQFP(1,2) = Pins are up to 5V tolerant
44
43
42
41
40
39
38
37
36
35
34
133
232
331
430
529
628
727
826
925
10 24
11 23
12
13
14
15
16
17
18
19
20
21
22
TCK/AN26/CV
REF1O
/ASCL1/RP40/T4CK/RB8
TDO/PWM4H/RA10
RPI45/PWM2L/CTPLS/RB13 PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2
PGED1/OA1IN-/AN5/C1IN1-/CTMUC/RP35/RB3
OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0
OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
OA4IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/RC2
V
DD
V
SS
AN32/OSC1/CLKI/RPI18/RA2
OSC2/CLKO/RPI19/RA3
SDA2/RPI24/RA8
FLT32/SCL2/RP36/RB4
TDI/PWM4L/RA7
RPI46/PWM1H/T3CK/T7CK/RB14
RPI47/PWM1L/T5CK/T6CK/RB15
AV
SS
AV
DD
MCLR
OA2OUT/AN0/C2IN4-/C5IN2-/C4IN3-/RPI16/RA0
OA2IN+/AN1/C2IN1+/RPI17/RA1
PGED3/V
REF
-/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
PGEC3/V
REF
+/CV
REF
+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/CTED1/RB1
RPI44/PWM2H/RB12
RP43/PWM3L/RB11
RP42/PWM3H/RB10
V
CAP
V
SS
RP57/PWM5L/RC9
RP56/PWM5H/RC8
RP55/PWM6L/RC7
RP54/PWM6H/RC6
TMS/OA5IN-/AN27/C5IN1-/RP41/RB9
OA5OUT/AN25/C5IN4-/RP39/INT0/RB7
PGEC2/ASCL2/RP38/RB6
PGED2/ASDA2/RP37/RB5
V
DD
V
SS
AN31/CV
REF2O
/SCL1/RPI53/RC5
AN30/SDA1/RPI52/RC4
AN29/SCK1/RPI51/RC3
AN28/ASDA1/SDI1/RPI25/RA9
OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 1 1.4 “Peripheral
Pin Select (PPS)” for available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O
Ports for more information.
dsPIC33EPXXXGM304/604
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 4 2013-2014 Microchip Technology Inc.
Pin Diagrams (Continued)
44-Pin QFN(1,2,3) = Pins are up to 5V tolerant
44 43 42 41 40 39 38 37 36 35
12 13 14 15 16 17 18 19 20 21
3
30
29
28
27
26
25
24
23
4
5
7
8
9
10
11
1
232
31
6
22
33
34
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 “Peripheral
Pin Select (PPS)” for available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O
Ports” for more information.
3: The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to
VSS externally.
dsPIC33EPXXXGM304/604
TCK/AN26/CV
REF1O
/ASCL1/RP40/T4CK/RB8
TDO/PWM4H/RA10
RPI45/PWM2L/CTPLS/RB13 PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2
PGED1/OA1IN-/AN5/C1IN1-/CTMUC/RP35/RB3
OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0
OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/RC2
V
DD
V
SS
AN32/OSC1/CLKI/RPI18/RA2
OSC2/CLKO/RPI19/RA3
SDA2/RPI24/RA8
FLT32/SCL2/RP36/RB4
TDI/PWM4L/RA7
RPI46/PWM1H/T3CK/T7CK/RB14
RPI47/PWM1L/T5CK/T6CK/RB15
AV
SS
AV
DD
MCLR
OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
OA2IN+/AN1/C2IN1+/RPI17/RA1
PGED3/V
REF
-/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
PGEC3/V
REF
+/CV
REF
+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/CTED1/RB1
RPI44/PWM2H/RB12
RP43/PWM3L/RB11
RP42/PWM3H/RB10
V
CAP
V
SS
RP57/PWM5L/RC9
RP56/PWM5H/RC8
RP55/PWM6L/RC7
RP54/PWM6H/RC6
PGEC2/ASCL2/RP38/RB6
PGED2/ASDA2/RP37/RB5
V
DD
V
SS
AN30/SDA1/RPI52/RC4
AN29/SCK1/RPI51/RC3
AN28/ASDA1/SDI1/RPI25/RA9
OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4
OA5OUT/AN25/C5IN4-/RP39/INT0/RB7
AN31/CV
REF2O
/SCL1/RPI53/RC5
TMS/OA5IN-/AN27/C5IN1-/RP41/RB9
2013-2014 Microchip Technology Inc. DS70000689D-page 5
dsPIC33EPXXXGM3XX/6XX/7XX
Pin Diagrams (Continued)
64-Pin TQFP(1,2,3) = Pins are up to 5V tolerant
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 “Peripheral
Pin Select (PPS)” for available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O
Ports” for more information.
3: This pin is not available as an input when OPMODE (CMxCON<10>) = 1.
dsPIC33EP128GM306/706
dsPIC33EP256GM306/706
dsPIC33EP512GM306/706
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
148
247
346
445
544
643
742
841
940
10 39
11 38
12 37
13 36
14 35
15 34
16 33
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
TDI/PWM4L/PMD5/RA7
RPI46/PWM1H/T3CK/T7CK/PMD6/RB14
RPI47/PWM1L/T5CK/T6CK/PMD7/RB15
AN19/RP118/PMA5/RG6
AN18/ASCL1/RPI119/PMA4/RG7
AN17/ASDA1/RP120/PMA3/RG8
MCLR
AN16/RPI121/PMA2/RG9
V
SS
V
DD
AN10/RPI28/RA12
AN9/RPI27/RA11
OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
OA2IN+/AN1/C2IN1+/RPI17/RA1
PGED3/V
REF
-/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
PGEC3/V
REF
+/CV
REF
+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/CTED1/RB1
TDO/PWM4H/PMD4/RA10
RPI45/PWM2L/CTPLS/PMD3/RB13
RPI44/PWM2H/PMD2/RB12
RP43/PWM3L/PMD1/RB11
RP42/PWM3H/PMD0/RB10
RP97/RF1
RPI96/RF0
V
DD
V
CAP
RP57/PWM5L/RC9
RP70/RD6
RP69/PMRD/RD5
RP56/PWM5H/PMWR/RC8
RP55/PWM6L/PMBE/RC7
RP54/PWM6H/RC6
TMS/OA5IN-/AN27/C5IN4-/RP41/RB9
TCK/AN26/CV
REF1O
/SOSCO/RP40/T4CK/RB8
SOSCI/RPI61/RC13
OA5OUT/AN25/C5IN4-/RP39/INT0/RB7
AN48/CV
REF2O
/RPI58/PMCS1/RC10
PGEC2/ASCL2/RP38/PMCS2/RB6
PGED2/ASDA2/RP37/RB5
RPI72/RD8
V
SS
OSC2/CLKO/RPI63/RC15
AN49/OSC1/CLKI/RPI60/RC12
V
DD
AN31/SCL1/RPI53/RC5
AN30/SDA1/RPI52/RC4
AN29/SCK1/RPI51/RC3
AN28/SDI1/RPI25/RA9
OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4
PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2
PGED1/OA1IN-/AN5/C1IN1-/(CTMUC)/RP35/RTCC/RB3
AV
DD
AV
SS
OA3OUT/AN6/C3IN4-/C4IN1+/RP48/OCFB/RC0
OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/RC2
AN11/C1IN2-/U1CTS/FLT4/PMA12/RC11
V
SS
V
DD
AN12/C2IN2-/C5IN2-/U2RTS/BCLK2/FLT5/PMA11/RE12
AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
AN14/RPI94/FLT7/PMA1/RE14
AN15/RPI95/FLT8/PMA0/RE15
SDA2/RPI24/PMA9/RA8
FLT32/SCL2/RP36/PMA8/RB4
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 6 2013-2014 Microchip Technology Inc.
Pin Diagrams (Continued)
64-Pin QFN(1,2,3,4) = Pins are up to 5V tolerant
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 1 1.4 “Peripheral
Pin Select (PPS)” for available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O
Ports” for more information.
3: This pin is not available as an input when OPMODE (CMxCON<10>) = 1.
4: The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to
VSS externally.
dsPIC33EP128GM306/706
dsPIC33EP256GM306/706
dsPIC33EP512GM306/706
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
148
247
346
445
544
643
742
841
940
10 39
11 38
12 37
13 36
14 35
15 34
16 33
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
TDO/PWM4H/PMD4/RA10
RPI45/PWM2L/CTPLS/PMD3/RB13
RPI44/PWM2H/PMD2/RB12
RP43/PWM3L/PMD1/RB11
RP42/PWM3H/PMD0/RB10
RP97/RF1
RPI96/RF0
V
DD
V
CAP
RP57/PWM5L/RC9
RP70/RD6
RP69/PMRD/RD5
RP56/PWM5H/PMWR/RC8
RP55/PWM6L/PMBE/RC7
RP54/PWM6H/RC6
TCK/AN26/CV
REF1O
/SOSCO/RP40/T4CK/RB8
SOSCI/RPI61/RC13
OA5OUT/AN25/C5IN4-/RP39/INT0/RB7
AN48/CV
REF2O
/RPI58/PMCS1/RC10
PGEC2/ASCL2/RP38/PMCS2/RB6
PGED2/ASDA2/RP37/RB5
RPI72/RD8
V
SS
OSC2/CLKO/RPI63/RC15
AN49/OSC1/CLKI/RPI60/RC12
V
DD
AN31/SCL1/RPI53/RC5
AN30/SDA1/RPI52/RC4
AN29/SCK1/RPI51/RC3
AN28/SDI1/RPI25/RA9
OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4
PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2
PGED1/OA1IN-/AN5/C1IN1-/(CTMUC)/RP35/RTCC/RB3
AV
DD
AV
SS
OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0
OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/RC2
AN11/C1IN2-/U1CTS/FLT 4/ PMA 12/RC11
V
SS
V
DD
AN12/C2IN2-/C5IN2-/U2RTS/BCLK2/FLT5/PMA11/RE12
AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
AN14/RPI94/FLT7/PMA1/RE14
AN15/RPI95/FLT8/PMA0/RE15
SDA2/RPI24/PMA9/RA8
FLT32/SCL2/RP36/PMA8/RB4
TDI/PWM4L/PMD5/RA7
RPI46/PWM1H/T3CK/T7CK/PMD6/RB14
RPI47/PWM1L/T5CK/T6CK/PMD7/RB15
AN19/RP118/PMA5/RG6
AN18/ASCL1/RPI119/PMA4/RG7
AN17/ASDA1/RP120/PMA3/RG8
MCLR
AN16/RPI121/PMA2/RG9
V
SS
V
DD
AN10/RPI28/RA12
AN9/RPI27/RA11
OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
OA2IN+/AN1/C2IN1+/RPI17/RA1
PGED3/V
REF
-/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
PGEC3/V
REF
+/CV
REF
+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/CTED1/RB1
TMS/OA5IN-/AN27/C5IN1-/RP41/RB9
2013-2014 Microchip Technology Inc. DS70000689D-page 7
dsPIC33EPXXXGM3XX/6XX/7XX
Pin Diagrams (Continued)
100-Pin TQFP(1,2,3) = Pins are up to 5V tolerant
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 “Peripheral
Pin Select (PPS)” for available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O
Ports” for more information.
3: This pin is not available as an input when OPMODE (CMxCON<10>) = 1.
dsPIC33EP128GM310/710
dsPIC33EP256GM310/710
dsPIC33EP512GM310/710
75
100
1
26
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2
PGED1/OA1IN-/AN5/C1IN1-/CTMUC/RP35/RTCC/RB3
V
REF
-/AN33/PMA6/RF9
V
REF
+/AN34/PMA7/RF10
AV
DD
AV
SS
OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0
OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/RC2
AN11/C1IN2-/U1CTS/FLT4/PMA12/RC11
V
SS
V
DD
AN35/RG11
AN36/RF13
AN37/RF12
AN12/C2IN2-/C5IN2-/U2RTS/BCLK2/FLT5/PMA11/RE12
AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
AN14/RPI94/FLT7/PMA1/RE14
AN15/RPI95/FLT8/PMA0/RE15
V
SS
V
DD
AN38/RD14
AN39/RD15
SDA2/RPI24/PMA9/RA8
FLT32/SCL2/RP36/PMA8/RB4
TDI/PWM4L/PMD5/RA7
RPI47/PWM1L/T5CK/T6CK/PMD7/RB15
AN19/RP118/PMA5/RG6
AN18/ASCL1/RPI119/PMA4/RG7
AN17/ASDA1/RP120/PMA3/RG8
MCLR
AN16/RPI121/PMA2/RG9
V
DD
AN10/RPI28/RA12
AN9/RPI27/RA11
OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
OA2IN+/AN1/C2IN1+/RPI17/RA1
PGED3/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
PGEC3/CV
REF
+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/CTED1/RB1
V
SS
RPI46/PWM1H/T3CK/T7CK/PMD6/RB14
V
DD
AN22/RG10
AN21/RE8
AN20/RE9
AN23/RP127/RG15
PWM5L/RD1
PWM5H/RD2
PWM6L/T9CK/RD3
PWM6H/T8CK/RD4
V
SS
TCK/AN26/CV
REF1O
/SOSCO/RP40/T4CK/RB8
SOSCI/RPI61/RC13
OA5OUT/AN25/C5IN4-/RP39/INT0/RB7
AN48/CV
REF2O
/RPI58/PMCS1/RC10
PGEC2/ASCL2/RP38/PMCS2/RB6
PGED2/ASDA2/RP37/RB5
RPI72/RD8
AN47/INT4/RA15
AN46/INT3/RA14
V
SS
OSC2/CLKO/RPI63/RC15
AN49/OSC1/CLKI/RPI60/RC12
V
DD
AN45/RF5
AN44/RF4
AN43/RG3
AN42/RG2
TDO/PWM4H/PMD4/RA10
RPI45/PWM2L/CTPLS/PMD3/RB13
RPI44/PWM2H/PMD2/RB12
RPI124/RG12
RP126/RG14
RP43/PWM3L/PMD1/RB11
RP42/PWM3H/PMD0/RB10
RF7
RF6
RPI112/RG0
RP113/RG1
RP97/RF1
RPI96/RF0
V
DD
V
CAP
RP57/RC9
RP70/RD6
RP69/PMRD/RD5
RP56/PMWR/RC8
RPI77/RD13
RPI76/RD12
RP55/PMBE/RC7
RP54/RC6
TMS/OA5IN-/AN27/C5IN1-/RP41/RB9
AN31/SCL1/RPI53/RC5
AN30/SDA1/RPI52/RC4
AN41/RP81/RE1
AN40/RPI80/RE0
OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4
AN29/SCK1/RPI51/RC3
AN28/SDI1/RPI25/RA9
RP125/RG13
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 8 2013-2014 Microchip Technology Inc.
Pin Diagrams (Continued)
121-Pin TFBGA(1) = Pins are up to 5V tolerant
dsPIC33EP128GM310/710
dsPIC33EP256GM310/710
dsPIC33EP512GM310/710
Note 1: Refer to Table 2 for full pin names.
1234567891011
ARA10 RB13 RG13 RB10 RG0 RF1 VDD NC RD12 RC6 RB9
BNC RG15 RB12 RB11 RF7 RF0 VCAP RD5 RC7 VSS RB8
CRB14 VDD RG12 RG14 RF6 NC RC9 RC8 NC RC13 RC10
DRD1 RB15 RA7 NC NC NC RD6 RD13 RB7 NC RB6
ERD4 RD3 RG6 RD2 NC RG1 NC RA15 RD8 RB5 RA14
FMCLR RG8 RG9 RG7 VSS NC NC VDD RC12 VSS RC15
GRE8 RE9 RG10 NC VDD VSS VSS NC RF5 RG3 RF4
HRA12 RA11 NC NC NC VDD NC RA9 RC3 RC5 RG2
JRA0 RA1 RB3 AVDD RC11 RG11 RE12 NC NC RE1 RC4
KRB0 RB1 RF10 RC0 NC RF12 RE14 VDD RD15 RA4 RE0
LRB2 RF9 AVSS RC1 RC2 RF13 RE13 RE15 RD14 RA8 RB4
2013-2014 Microchip Technology Inc. DS70000689D-page 9
dsPIC33EPXXXGM3XX/6XX/7XX
TABLE 2: PIN NAMES: dsPIC33EP128/256/512GM310/710 DEVICES(1,2,3)
Pin # Full Pin Name Pin # Full Pin Name
A1 TDO/PWM4H/PMD4/RA10 E8 AN47/INT4/RA15
A2 RPI45/PWM2L/CTPLS/PMD3/RB13 E9 RPI72/RD8
A3 RP125/RG13 E10 PGED2/ASDA2/RP37/RB5
A4 RP42/PWM3H/PMD0/RB10 E11 AN46/INT3/RA14
A5 RPI112/RG0 F1 MCLR
A6 RP97/RF1 F2 AN17/ASDA1/RP120/PMA3/RG8
A7 VDD F3 AN16/RPI121/PMA2/RG9
A8 No Connect F4 AN18/ASCL1/RPI119/PMA4/RG7
A9 RPI76/RD12 F5 VSS
A10 RP54/RC6 F6 No Connect
A11 TMS/OA5IN-/AN27/C5IN1-/RP41/RB9 F7 No Connect
B1 No Connect F8 VDD
B2 AN23/RP127/RG15 F9 AN49/OSC1/CLKI/RPI60/RC12
B3 RPI44/PWM2H/PMD2/RB12 F10 VSS
B4 RP43/PWM3L/PMD1/RB11 F11 OSC2/CLKO/RPI63/RC15
B5 RF7 G1 AN21/RE8
B6 RPI96/RF0 G2 AN20/RE9
B7 VCAP G3 AN22/RG10
B8 RP69/PMRD/RD5 G4 No Connect
B9 RP55/PMBE/RC7 G5 VDD
B10 VSS G6 VSS
B11 TCK/AN26/CVREF1O/SOSCO/RP40/T4CK/RB8 G7 VSS
C1 RPI46/PWM1H/T3CK/T7CK/PMD6/RB14 G8 No Connect
C2 VDD G9 AN45/RF5
C3 RPI124/RG12 G10 AN43/RG3
C4 RP126/RG14 G11 AN44/RF4
C5 RF6 H1 AN10/RPI28/RA12
C6 No Connect H2 AN9/RPI27/RA11
C7 RP57/RC9 H3 No Connect
C8 RP56/PMWR/RC8 H4 No Connect
C9 No Connect H5 No Connect
C10 SOSCI/RPI61/RC13 H6 VDD
C11 AN48/CVREF2O/RPI58/PMCS1/RC10 H7 No Connect
D1 PWM5L/RD1 H8 AN28/SDI1/RPI25/RA9
D2 RPI47/PWM1L/T5CK/T6CK/PMD7/RB15 H9 AN29/SCK1/RPI51/RC3
D3 TDI/PWM4L/PMD5/RA7 H10 AN31/SCL1/RPI53/RC5
D4 No Connect H11 AN42/RG2
D5 No Connect J1 OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
D6 No Connect J2 OA2IN+/AN1/C2IN3-/C2IN1+/RPI17/RA1
D7 RP70/RD6 J3 PGED1/OA1IN-/AN5/C1IN1-/CTMUC/RP35/RTCC/RB3
D8 RPI77/RD13 J4 AVDD
D9 OA5OUT/AN25/C5IN4-/RP39/INT0/RB7 J5 AN11/C1IN2-/U1CTS/FLT4/PMA12/RC11
D10 No Connect J6 AN35/RG11
D11 PGEC2/ASCL2/RP38/PMCS2/RB6 J7 AN12/C2IN2-/C5IN2-/U2RTS/BCLK2/FLT5/PMA11/RE12
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 “Peripheral Pi n Select (PPS)” for
available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O Ports” for more information.
3: The availability of I2C™ interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits,
ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 30.0 “Special Features” for more information.
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 10 2013-2014 Microchip Technology Inc.
E1 PWM6H/T8CK/RD4 J8 No Connect
E2 PWM6L/T9CK/RD3 J9 No Connect
E3 AN19/RP118/PMA5/RG6 J10 AN41/RP81/RE1
E4 PWM5H/RD2 J11 AN30/SDA1/RPI52/RC4
E5 No Connect K1 PGED3/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
E6 RP113/RG1 K2 PGEC3/CVREF+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/
CTED1/RB1
E7 No Connect K3 VREF+/AN34/PMA7/RF10
K4 OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0 L3 AVSS
K5 No Connect L4 OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
K6 AN37/RF12 L5 OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/
PMA13/RC2
K7 AN14/RPI94/FLT7/PMA1/RE14 L6 AN36/RF13
K8 VDD L7 AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
K9 AN39/RD15 L8 AN15/RPI95/FLT8/PMA0/RE15
K10 OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4 L9 AN38/RD14
K11 AN40/RPI80/RE0 L10 SDA2/RPI24/PMA9/RA8
L1 PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2 L11 FLT32/SCL2/RP36/PMA8/RB4
L2 VREF-/AN33/PMA6/RF9
TABLE 2: PIN NAMES: dsPIC33EP128/256/512GM310/710 DEVICES(1,2,3) (CONTINUED)
Pin # Full Pin Name Pin # Full Pin Name
Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 “Peripheral Pi n Select (PPS)” for
available peripherals and for information on limitations.
2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 “I/O Ports” for more information.
3: The availability of I2C™ interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits,
ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 30.0 “Special Features” for more information.
2013-2014 Microchip Technology Inc. DS70000689D-page 11
dsPIC33EPXXXGM3XX/6XX/7XX
Table of Contents
dsPIC33EPXXXGM3XX/6XX/7XX Product Family ................................................................................................................................ 2
1.0 Device Overview ........................................................................................................................................................................ 15
2.0 Guidelines for Getting Started with 16-Bit Digital Signal Controllers.......................................................................................... 21
3.0 CPU............................................................................................................................................................................................ 27
4.0 Memory Organization ................................................................................................................................................................. 37
5.0 Flash Program Memory............................................................................................................................................................ 103
6.0 Resets ..................................................................................................................................................................................... 111
7.0 Interrupt Controller ................................................................................................................................................................... 115
8.0 Direct Memory Access (DMA) .................................................................................................................................................. 129
9.0 Oscillator Configuration ............................................................................................................................................................ 143
10.0 Power-Saving Features............................................................................................................................................................ 153
11.0 I/O Ports ................................................................................................................................................................................... 163
12.0 Timer1 ...................................................................................................................................................................................... 211
13.0 Timer2/3, Timer4/5, Timer6/7 and Timer8/9 ............................................................................................................................ 213
14.0 Input Capture............................................................................................................................................................................ 219
15.0 Output Compare....................................................................................................................................................................... 223
16.0 High-Speed PWM Module........................................................................................................................................................ 229
17.0 Quadrature Encoder Interface (QEI) Module ........................................................................................................................... 257
18.0 Serial Peripheral Interface (SPI)............................................................................................................................................... 273
19.0 Inter-Integrated Circuit™ (I2C™).............................................................................................................................................. 281
20.0 Universal Asynchronous Receiver Transmitter (UART) ........................................................................................................... 289
21.0 Controller Area Network (CAN) Module (dsPIC33EPXXXGM6XX/7XX Devices Only) ........................................................... 295
22.0 Charge Time Measurement Unit (CTMU) ............................................................................................................................... 321
23.0 10-Bit/12-Bit Analog-to-Digital Converter (ADC) ...................................................................................................................... 327
24.0 Data Converter Interface (DCI) Module.................................................................................................................................... 343
25.0 Peripheral Trigger Generator (PTG) Module............................................................................................................................ 349
26.0 Op Amp/Comparator Module ................................................................................................................................................... 365
27.0 Real-Time Clock and Calendar (RTCC) .................................................................................................................................. 383
28.0 Parallel Master Port (PMP)....................................................................................................................................................... 395
29.0 Programmable Cyclic Redundancy Check (CRC) Generator .................................................................................................. 405
30.0 Special Features ...................................................................................................................................................................... 411
31.0 Instruction Set Summary.......................................................................................................................................................... 419
32.0 Development Support............................................................................................................................................................... 429
33.0 Electrical Characteristics.......................................................................................................................................................... 433
34.0 High-Temperature Electrical Characteristics............................................................................................................................ 499
35.0 Packaging Information.............................................................................................................................................................. 507
Appendix A: Revision History............................................................................................................................................................. 527
Index ................................................................................................................................................................................................. 529
The Microchip Web Site..................................................................................................................................................................... 537
Customer Change Notification Service .............................................................................................................................................. 537
Customer Support .............................................................................................................................................................................. 537
Product Identification System ............................................................................................................................................................ 539
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 12 2013-2014 Microchip Technology Inc.
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at docerrors@microchip.com. We welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision
of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchip’s Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are
using.
Customer No tific atio n Syst em
Register on our web site at www.microchip.com to receive the most current information on all of our products.
2013-2014 Microchip Technology Inc. DS70000689D-page 13
dsPIC33EPXXXGM3XX/6XX/7XX
Referenced Sources
This device data sheet is based on the following
individual chapters of the “dsPIC33/PIC24 Family Ref-
erence Manual”, which are available from the Microchip
web site (www.microchip.com). These documents
should be considered as the general reference for the
operation of a particular module or device feature.
“Introduction” (DS70573)
“CPU” (DS70359)
“Data Memory” (DS70595)
“Program Memory” (DS70613)
“Flash Programming” (DS70609)
“Interrupts” (DS70000600)
“Oscillator” (DS70580)
“Reset” (DS70602)
“Watchdog Timer and Power-Saving Modes” (DS70615)
“I/O Ports” (DS70000598)
“Timers” (DS70362)
“Input Capture” (DS70000352)
“Output Compare” (DS70005157)
“High-Speed PWM (DS70645)
“Quadrature Encoder Interface (QEI)” (DS70601)
“Analog-to-Digital Converter (ADC)” (DS70621)
“Universal Asynchronous Receiver Transmitter (UART)” (DS70000582)
“Serial Peripheral Interface (SPI)” (DS70005185)
“Inter-Integ rated Circuit™ (I2C™)” (DS70000195)
“Data Converter Interface (DCI) Module” (DS70356)
“Enhanced Controller Area Network (ECAN™)” (DS70353)
“Direct Memory Access (DMA)” (DS70348)
“Programming and Diagnostics” (DS70608)
“Op Amp/Comparator” (DS70000357)
“32-Bit Programmable Cyclic Redundancy Check (CRC)” (DS70346)
“Parallel Master Port (PMP)” (DS70576)
“Device Configuration” (DS70000618)
“Peripheral Trigger Generator (PTG)” (DS70669)
“Charge Time Measurement Unit (CTMU)” (DS70661)
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 14 2013-2014 Microchip Technology Inc.
NOTES:
2013-2014 Microchip Technology Inc. DS70000689D-page 15
dsPIC33EPXXXGM3XX/6XX/7XX
1.0 DEVICE OVERVIEW This document contains device-specific information for
the dsPIC33EPXXXGM3XX/6XX/7XX Digital Signal
Controller (DSC) devices.
dsPIC33EPXXXGM3XX/6XX/7XX devices contain
extensive Digital Signal Processor (DSP) functionality
with a high-performance, 16-bit MCU architecture.
Figure 1-1 shows a general block diagram of the core
and peripheral modules. Table 1-1 lists the functions of
the various pins shown in the pinout diagrams.
FIGURE 1-1: dsPIC33EPXX XGM3XX/6X X/ 7XX BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the dsPIC33EPXXXGM3XX/6XX/7XX
family of devices. It is not intended to be
a comprehensive resource. To comple-
ment the information in this data sheet,
refer to the related section of the
“dsPIC33/PIC24 Family Reference
Manual, which is available from the
Microchip web site (www.microchip.com)
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 “Memory Organization” in
this data sheet for device-specific register
and bit information.
PORTA
Power-up
Timer
Oscillator
Start-up
OSC1/CLKI
MCLR
VDD, VSS
UART1/2/3/4
Timing
Generation
CAN1/2
(1)
I2C1/2
ADC
Timers
Input
Capture
Output
Compare
AVDD, AVSS
SPI1/2/3
Watchdog
Timer
POR/BOR
CRC
QEI1/2 PWM
Remappable
Pins
Note 1: This feature or peripheral is only available on dsPIC33EPXXXGM6XX/7XX devices.
Op Amp/
Comparator
CTMU
PTG
CPU
Refer to Figure 3-1 for CPU diagram details.
16
16
PORTB
PORTC
PORTD
PORTE
PORTF
PORTG
PORTS
Peripheral Modules
Timer
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 16 2013-2014 Microchip Technology Inc.
TABLE 1-1: PINOUT I/O DESCRIPTIONS
Pin Name Pin
Type Buffer
Type PPS Description
AN0-AN49 I Analog No Analog Input Channels 0-49.
CLKI
CLKO
I
O
ST/
CMOS
No
No
External clock source input. Always associated with OSC1 pin function.
Oscillator crystal output. Connects to crystal or resonator in Crystal
Oscillator mode. Optionally functions as CLKO in RC and EC modes.
Always associated with OSC2 pin function.
OSC1
OSC2
I
I/O
ST/
CMOS
No
No
Oscillator crystal input. ST buffer when configured in RC mode; CMOS
otherwise.
Oscillator crystal output. Connects to crystal or resonator in Crystal
Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI
SOSCO
I
O
ST/
CMOS
No
No
32.768 kHz low-power oscillator crystal input; CMOS otherwise.
32.768 kHz low-power oscillator crystal output.
IC1-IC8 I ST Yes Input Capture Inputs 1 through 8.
OCFA
OCFB
OC1-OC8
I
I
O
ST
ST
Yes
No
Yes
Output Compare Fault A input (for compare channels).
Output Compare Fault B input (for compare channels).
Output Compare 1 through 8.
INT0
INT1
INT2
INT3
INT4
I
I
I
I
I
ST
ST
ST
ST
ST
No
Yes
Yes
No
No
External Interrupt 0.
External Interrupt 1.
External Interrupt 2.
External Interrupt 3.
External Interrupt 4.
RA0-RA4, RA7-RA12,
RA14-RA15
I/O ST Yes PORTA is a bidirectional I/O port.
RB0-RB15 I/O ST Yes PORTB is a bidirectional I/O port.
RC0-RC13, RC15 I/O ST Yes PORTC is a bidirectional I/O port.
RD1-RD6, RD8,
RD12-RD15
I/O ST Yes PORTD is a bidirectional I/O port.
RE0-RE1, RE8-RE9,
RE12-RE15
I/O ST Yes PORTE is a bidirectional I/O port.
RF0-RF1, RF4-RF7,
RF9-RF10,
RF12-RF13
I/O ST No PORTF is a bidirectional I/O port.
RG0-RG3,
RG6-RG15
I/O ST Yes PORTG is a bidirectional I/O port.
T1CK
T2CK
T3CK
T4CK
T5CK
T6CK
T7CK
T8CK
T9CK
I
I
I
I
I
I
I
I
I
ST
ST
ST
ST
ST
ST
ST
ST
ST
No
Yes
No
No
No
No
No
No
No
Timer1 external clock input.
Timer2 external clock input.
Timer3 external clock input.
Timer4 external clock input.
Timer5 external clock input.
Timer6 external clock input.
Timer7 external clock input.
Timer8 external clock input.
Timer9 external clock input.
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
PPS = Peripheral Pin Select TTL = TTL input buffer
Note 1: This pin is not available on all devices. For more information, see the “Pin Diagrams” section for pin
availability.
2: AVDD must be connected at all times.
2013-2014 Microchip Technology Inc. DS70000689D-page 17
dsPIC33EPXXXGM3XX/6XX/7XX
U1CTS
U1RTS
U1RX
U1TX
I
O
I
O
ST
ST
Yes
Yes
Yes
Yes
UART1 Clear-to-Send.
UART1 Ready-to-Send.
UART1 receive.
UART1 transmit.
U2CTS
U2RTS
U2RX
U2TX
I
O
I
O
ST
ST
Yes
Yes
Yes
Yes
UART2 Clear-to-Send.
UART2 Ready-to-Send.
UART2 receive.
UART2 transmit.
U3CTS
U3RTS
U3RX
U3TX
I
O
I
O
ST
ST
Yes
Yes
Yes
Yes
UART3 Clear-to-Send.
UART3 Ready-to-Send.
UART3 receive.
UART3 transmit.
U4CTS
U4RTS
U4RX
U4TX
I
O
I
O
ST
ST
Yes
Yes
Yes
Yes
UART4 Clear-to-Send.
UART4 Ready-to-Send.
UART4 receive.
UART4 transmit.
SCK1
SDI1
SDO1
SS1
I/O
I
O
I/O
ST
ST
ST
No
No
No
No
Synchronous serial clock input/output for SPI1.
SPI1 data in.
SPI1 data out.
SPI1 slave synchronization or frame pulse I/O.
SCK2
SDI2
SDO2
SS2
I/O
I
O
I/O
ST
ST
ST
Yes
Yes
Yes
Yes
Synchronous serial clock input/output for SPI2.
SPI2 data in.
SPI2 data out.
SPI2 slave synchronization or frame pulse I/O.
SCK3
SDI3
SDO3
SS3
I/O
I
O
I/O
ST
ST
ST
Yes
Yes
Yes
Yes
Synchronous serial clock input/output for SPI3.
SPI3 data in.
SPI3 data out.
SPI3 slave synchronization or frame pulse I/O.
SCL1
SDA1
ASCL1
ASDA1
I/O
I/O
I/O
I/O
ST
ST
ST
ST
No
No
No
No
Synchronous serial clock input/output for I2C1.
Synchronous serial data input/output for I2C1.
Alternate synchronous serial clock input/output for I2C1.
Alternate synchronous serial data input/output for I2C1.
SCL2
SDA2
ASCL2
ASDA2
I/O
I/O
I/O
I/O
ST
ST
ST
ST
No
No
No
No
Synchronous serial clock input/output for I2C2.
Synchronous serial data input/output for I2C2.
Alternate synchronous serial clock input/output for I2C2.
Alternate synchronous serial data input/output for I2C2.
TMS
TCK
TDI
TDO
I
I
I
O
ST
ST
ST
No
No
No
No
JTAG Test mode select pin.
JTAG test clock input pin.
JTAG test data input pin.
JTAG test data output pin.
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name Pin
Type Buffer
Type PPS Description
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
PPS = Peripheral Pin Select TTL = TTL input buffer
Note 1: This pin is not available on all devices. For more information, see the “Pin Diagrams” section for pin
availability.
2: AVDD must be connected at all times.
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 18 2013-2014 Microchip Technology Inc.
INDX1(1)
HOME1(1)
QEA1(1)
QEB1(1)
CNTCMP1(1)
I
I
I
I
O
ST
ST
ST
ST
Yes
Yes
Yes
Yes
Yes
Quadrature Encoder Index1 pulse input.
Quadrature Encoder Home1 pulse input.
Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
external clock input in Timer mode.
Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
external gate input in Timer mode.
Quadrature Encoder Compare Output 1.
INDX2(1)
HOME2(1)
QEA2(1)
QEB2(1)
CNTCMP2(1)
I
I
I
I
O
ST
ST
ST
ST
Yes
Yes
Yes
Yes
Yes
Quadrature Encoder Index2 Pulse input.
Quadrature Encoder Home2 Pulse input.
Quadrature Encoder Phase A input in QEI2 mode. Auxiliary timer
external clock input in Timer mode.
Quadrature Encoder Phase B input in QEI2 mode. Auxiliary timer
external gate input in Timer mode.
Quadrature Encoder Compare Output 2.
COFS
CSCK
CSDI
CSDO
I/O
I/O
I
O
ST
ST
ST
Yes
Yes
Yes
Yes
Data Converter Interface frame synchronization pin.
Data Converter Interface serial clock input/output pin.
Data Converter Interface serial data input pin.
Data Converter Interface serial data output pin.
C1RX
C1TX
I
O
ST
Yes
Yes
CAN1 bus receive pin.
CAN1 bus transmit pin
C2RX
C2TX
I
O
ST
Yes
Yes
CAN2 bus receive pin.
CAN2 bus transmit pin
RTCC O No Real-Time Clock and Calendar alarm output.
CVREF O Analog No Comparator Voltage Reference output.
C1IN1+, C1IN2-,
C1IN1-, C1IN3-
C1OUT
I
O
Analog
No
Yes
Comparator 1 inputs.
Comparator 1 output.
C2IN1+, C2IN2-,
C2IN1-, C2IN3-
C2OUT
I
O
Analog
No
Yes
Comparator 2 inputs.
Comparator 2 output.
C3IN1+, C3IN2-,
C2IN1-, C3IN3-
C3OUT
I
O
Analog
No
Yes
Comparator 3 inputs.
Comparator 3 output.
C4IN1+, C4IN2-,
C4IN1-, C4IN3-
C4OUT
I
O
Analog
No
Yes
Comparator 4 inputs.
Comparator 4 output.
C5IN1-, C5IN2-,
C5IN3-, C5IN4-,
C5IN1+
C5OUT
I
O
Analog
No
Yes
Comparator 5 inputs.
Comparator 5 output.
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name Pin
Type Buffer
Type PPS Description
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
PPS = Peripheral Pin Select TTL = TTL input buffer
Note 1: This pin is not available on all devices. For more information, see the “Pin Diagrams” section for pin
availability.
2: AVDD must be connected at all times.
2013-2014 Microchip Technology Inc. DS70000689D-page 19
dsPIC33EPXXXGM3XX/6XX/7XX
PMA0
PMA1
PMA2-PMA13
PMBE
PMCS1, PMCS2
PMD0-PMD7
PMRD
PMWR
I/O
I/O
O
O
O
I/O
O
O
TTL/ST
TTL/ST
TTL/ST
No
No
No
No
No
No
No
No
Parallel Master Port Address Bit 0 input (Buffered Slave modes) and
output (Master modes).
Parallel Master Port Address Bit 1 input (Buffered Slave modes) and
output (Master modes).
Parallel Master Port Address Bits 2-13 (Demultiplexed Master modes).
Parallel Master Port Byte Enable strobe.
Parallel Master Port Chip Select 1 and 2 strobe.
Parallel Master Port Data (Demultiplexed Master mode) or
Address/Data (Multiplexed Master modes).
Parallel Master Port Read strobe.
Parallel Master Port Write strobe.
FLT1-FLT2(1)
FLT3-FLT8(1)
FLT32
DTCMP1-DTCMP6(1)
PWM1L-PWM6L(1)
PWM1H-PWM6H(1)
SYNCI1(1), SYNCI2(1)
SYNCO1, SYNCO2(1)
I
I
I
I
O
O
I
O
ST
ST
ST
ST
ST
Yes
No
No
Yes
No
No
Yes
Yes
PWMx Fault Inputs 1 through 2.
PWMx Fault Inputs 3 through 8
PWMx Fault Input 32
PWMx Dead-Time Compensation Inputs 1 through 6.
PWMx Low Outputs 1 through 7.
PWMx High Outputs 1 through 7.
PWMx Synchronization Input 1.
PWMx Synchronization Outputs 1 and 2.
PGED1
PGEC1
PGED2
PGEC2
PGED3
PGEC3
I/O
I
I/O
I
I/O
I
ST
ST
ST
ST
ST
ST
No
No
No
No
No
No
Data I/O pin for Programming/Debugging Communication Channel 1.
Clock input pin for Programming/Debugging Communication Channel 1.
Data I/O pin for Programming/Debugging Communication Channel 2.
Clock input pin for Programming/Debugging Communication Channel 2.
Data I/O pin for Programming/Debugging Communication Channel 3.
Clock input pin for Programming/Debugging Communication Channel 3.
MCLR I/P ST No Master Clear (Reset) input. This pin is an active-low Reset to the
device.
AVDD(2)P P No Positive supply for analog modules. This pin must be connected at all
times.
AVSS P P No Ground reference for analog modules.
VDD P No Positive supply for peripheral logic and I/O pins.
VCAP P No CPU logic filter capacitor connection.
VSS P No Ground reference for logic and I/O pins.
VREF+ I Analog No Analog voltage reference (high) input.
VREF- I Analog No Analog voltage reference (low) input.
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name Pin
Type Buffer
Type PPS Description
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
PPS = Peripheral Pin Select TTL = TTL input buffer
Note 1: This pin is not available on all devices. For more information, see the “Pin Diagrams” section for pin
availability.
2: AVDD must be connected at all times.
dsPIC33EPXXXGM3XX/6XX/7XX
DS70000689D-page 20 2013-2014 Microchip Technology Inc.
NOTES: