2
DEMO MANUAL DC2707B
UG-1312 Rev A
OVERVIEW
The LTC4418 controls two sets of external back-to-back
P-channel MOSFETs to connect the proper supply rail to
the load. Precision comparators monitor both rails contin-
uously against their OV/UV window. The highest priority
input supply whose voltage is within its OV/UV window for
the adjustable validation time of 15.8ms or 3.5µs (select-
able on the board) is considered valid and connected to
the load. A low signal on the VALID1 and VALID2 pins
indicates validation of the V1 and V2 voltages. Connect-
ing the CAS output to the EN pin on another LTC4418
or LTC4417 increases the number of multiplexed input
supplies. Figure 2 demonstrates cascading prioritized
controllers.
DC2707B is designed to operate from 12V and 24V,
applied to V1 and V2 respectively. The valid range of
both supplies is approximately 20% as set by OV and UV
comparators and their associated resistive dividers. The
board V1 and V2 inputs are protected from positive and
negative glitches with bidirectional TVS diodes that can
continuously tolerate input voltages up to ±30V while the
LTC4418 V1 and V2 pins can tolerate +60V and –42V.
Maximum continuous load current is 2.5A (limited by the
MOSFET), and a maximum pulse drain current of this
MOSFET is30A.
LEDs with accompanying circuitry are included to provide
visual information about the operating status of the rails
V1 and V2. This LED circuit is powered from the 3.3V aux-
iliary rail with two options of getting power: from external
power supply connected directly to auxiliary rail or from
the low dropout linear regulator LT3060 (U5) installed on
the board with the input voltage range 6V to 24V.
One of the rails V1 or V2 can be used to power LT3060
when its voltage is within the LT3060 input voltage range.
The auxiliary 3.3V rail also powers 100kΩ pull-ups for
both VALID pins.
To eliminate back-and-forth switching during switchover,
the LTC4418 provides a fixed 30mV hysteresis in the OV
and UV comparator and an externally adjustable current
mode hysteresis using the OV/UV resistive dividers. The
JP1 (HYS) jumper allows selection of a fixed 30mV or
adjustable hysteresis.
The controller’s “break-before-make” switching method
prevents cross conduction between input channels and
reverse current from the output capacitor into the selected
input supply.
Each channel’s control circuit has a REV comparator that
delays the connection until the output voltage droops
125mV below the input voltage. This prevents reverse
current.
The LTC4418 has two common control pins: EN and
SHDN.
Pulling the EN pin below 1V turns off all external back-to-
back P-channel MOSFETs. When this pin is driven above
1V, the highest priority valid channel is connected to the
load without resetting the adjustable OV/UV timers.
OPERATING PRINCIPLES
Pulling the SHDN pin below 1.0V turns off all external
back-to-back P-channel MOSFETs, placing the controller
in a low current state and resetting the adjustable timers
used to validate the input rail voltages. It requires a timer
interval to validate each rail voltage after the SHDN pin
signal goes high.
To minimize inrush current at start-up, the gate driver soft-
starts the gate drive of the first input to connect to VOUT.
The gate pin is regulated to create an approximately 4V/
ms slew rate on V
OUT
. Logic level P-channel MOSFETs with
a threshold below 1V will result in faster soft-start slew
rate on VOUT. Slew rate control is terminated when any
channel disconnects or a time period of 35ms has elapsed.
Once soft-start has terminated, the gate driver operates
normally. A SHDN low to high transition reactivates soft-
start, provided V
OUT
drops below 2.3V before SHDN is
high. VOUT drooping below 1.7V also reactivates soft-start.
When connecting a high voltage supply to a lower voltage
output, significant inrush current can occur while charg-
ing an output capacitor with low ESR. Inrush current
during a switchover can cause two issues, P-channel
MOSFETs are subjected to damaging power dissipation