Rail-to-Rail, High Output
Current Amplifier
AD8397
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.
FEATURES
Dual operational amplifier
Voltage feedback
Wide supply range from 3 V to 24 V
Rail-to-rail output
Output swing to within 0.5 V of supply rails
High linear output current
310 mA peak into 32 Ω on ±12 V supplies while maintaining
−80 dBc SFDR
Low noise
4.5 nV/√Hz voltage noise density at 100 kHz
1.5 pA/√Hz current noise density at 100 kHz
High speed
69 MHz bandwidth (G = 1, −3 dB)
53 V/μs slew rate (RLOAD = 25 Ω)
APPLICATIONS
Twisted-pair line drivers
Audio applications
General-purpose ac applications
GENERAL DESCRIPTION
The AD8397 comprises two voltage feedback operational amplifiers
capable of driving heavy loads with excellent linearity. The
common-emitter, rail-to-rail output stage surpasses the output
voltage capability of typical emitter-follower output stages and
can swing to within 0.5 V of either rail while driving a 25 Ω
load. The low distortion, high output current, and wide output
dynamic range make the AD8397 ideal for applications that
require a large signal swing into a heavy load.
Fabricated with Analog Devices, Inc., high speed extra fast
complementary bipolar high voltage (XFCB-HV) process, the
high bandwidth and fast slew rate of the AD8397 keep distortion to
a minimum. The AD8397 is available in a standard 8-lead SOIC_N
package and, for higher power dissipating applications, a thermally
enhanced 8-lead SOIC_N_EP package. Both packages can operate
from −40°C to +85°C.
PIN CONFIGURATION
OUT1
1
–IN1
2
+IN1
3
–V
S4
+V
S
OUT2
–IN2
+IN2
8
7
6
5
05069-001
Figure 1. 8-Lead SOIC
1.50
–1.50
–1.25
–1.00
–0.75
–0.50
–0.25
0
0.25
0.50
0.75
1.00
1.25
0 2 4 6 8 101214161820
05069-031
TIME (µs)
VOUT (V)
Figure 2. Output Swing, VS = ±1.5 V, RL = 25 Ω
12
–12
–9
–6
–3
0
3
6
9
0 2 4 6 8 101214161820
05069-032
TIME (µs)
V
OUT
(V)
Figure 3. Output Swing, VS = ±12 V, RL = 100 Ω
AD8397
Rev. A | Page 2 of 16
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description......................................................................... 1
Pin Configuration............................................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 7
Maximum Power Dissipation ..................................................... 7
ESD Caution.................................................................................. 7
Typical Performance Characteristics ..............................................8
Applications Information.............................................................. 11
Power Supply and Decoupling.................................................. 11
Layout Considerations............................................................... 11
Unity-Gain Output Swing......................................................... 11
Capacitive Load Drive ............................................................... 12
Outline Dimensions ....................................................................... 13
Ordering Guide .......................................................................... 13
REVISION HISTORY
5/11—Rev. 0 to Rev. A
Changes to Applications Section and General Description
Section................................................................................................ 1
Changed Maximum Output Current Parameter to Peak AC
Output Current Parameter, Table 1................................................ 3
Added Note 1 and Note 2, Table 1.................................................. 3
Changed Maximum Output Current Parameter to Peak AC
Output Current Parameter, Table 2................................................ 4
Added Note 1 and Note 2, Table 2.................................................. 4
Changed Maximum Output Current Parameter to Peak AC
Output Current Parameter, Table 3................................................ 5
Added Note 1 and Note 2, Table 3.................................................. 5
Changed Maximum Output Current Parameter to Peak AC
Output Current Parameter, Table 4................................................ 6
Added Note 1 and Note 2, Table 4.................................................. 6
Changes to Figure 4.......................................................................... 7
Changed General Description Section to Applications
Information Section ....................................................................... 11
Updated Outline Dimensions....................................................... 13
1/05—Revision 0: Initial Version
AD8397
Rev. A | Page 3 of 16
SPECIFICATIONS
VS = ±1.5 V or +3 V (at TA = 25°C, G = +1, RL = 25 Ω, unless otherwise noted)1.
Table 1.
Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 0.1 V p-p 50 MHz
0.1 dB Flatness VOUT = 0.1 V p-p 3.6 MHz
Large Signal Bandwidth VOUT = 2.0 V p-p 9 MHz
Slew Rate VOUT = 0.8 V p-p 32 V/μs
NOISE/DISTORTION PERFORMANCE
Distortion (Worst Harmonic) fC = 100 kHz, VOUT = 1.4 V p-p, G = +2 −90 dBc
Input Voltage Noise f = 100 kHz 4.5 nV/√Hz
Input Current Noise f = 100 kHz 1.5 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 1.0 2.5 mV
T
MIN − TMAX 2.5 mV
Input Offset Voltage Match 1.0 2.0 mV
Input Bias Current 200 900 nA
T
MIN − TMAX 1.3 μA
Input Offset Current 50 300 nA
Open-Loop Gain VOUT = ±0.5 V 81 88 dB
INPUT CHARACTERISTICS
Input Resistance f = 100 kHz 87 kΩ
Input Capacitance 1.4 pF
Common-Mode Rejection ΔVCM = ±1 V −71 −80 dB
OUTPUT CHARACTERISTICS
Output Resistance 0.2 Ω
+Swing RLOAD = 25 Ω +1.39 +1.43 VP
−Swing RLOAD = 25 Ω −1.4 −1.37 VP
+Swing RLOAD = 100 Ω +1.45 +1.48 VP
−Swing RLOAD = 100 Ω −1.47 −1.44 VP
Peak AC Output Current2 SFDR ≤ −70 dBc, f = 100 kHz, VOUT = 0.7 VP, RLOAD = 4.1 Ω 170 mA
POWER SUPPLY
Operating Range (Dual Supply) ±1.5 ±12.0 V
Supply Current 6 7 8.5 mA/Amp
Power Supply Rejection ΔVS = ±0.5 V −70 −82 dB
1 Unity gain used to facilitate characterization. To improve stability, a gain of 2 or greater is recommended.
2 Peak ac output current specification assumes normal ac operation and is not valid for continuous dc operation.
AD8397
Rev. A | Page 4 of 16
VS = ±2.5V or +5 V (at TA = 25°C, G = +1, RL = 25 Ω, unless otherwise noted)1.
Table 2.
Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 0.1 V p-p 60 MHz
0.1 dB Flatness VOUT = 0.1 V p-p 4.8 MHz
Large Signal Bandwidth VOUT = 2.0 V p-p 14 MHz
Slew Rate VOUT = 2.0 V p-p 53 V/μs
NOISE/DISTORTION PERFORMANCE
Distortion (Worst Harmonic) fC = 100 kHz, VOUT = 2 V p-p, G = +2 −98 dBc
Input Voltage Noise f = 100 kHz 4.5 nV/√Hz
Input Current Noise f = 100 kHz 1.5 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 1.0 2.4 mV
T
MIN − TMAX 2.5 mV
Input Offset Voltage Match 1.0 2.0 mV
Input Bias Current 200 900 nA
T
MIN − TMAX 1.3 μA
Input Offset Current 50 300 nA
Open-Loop Gain VOUT = ±1.0 V 85 90 dB
INPUT CHARACTERISTICS
Input Resistance f = 100 kHz 87 kΩ
Input Capacitance 1.4 pF
Common-Mode Rejection ΔVCM = ±1 V −76 −80 dB
OUTPUT CHARACTERISTICS
Output Resistance 0.2 Ω
+Swing RLOAD = 25 Ω +2.37 +2.42 VP
−Swing RLOAD = 25 Ω −2.37 −2.32 VP
+Swing RLOAD = 100 Ω +2.45 +2.48 VP
−Swing RLOAD = 100 Ω −2.46 −2.42 VP
Peak AC Output Current2 SFDR ≤ −70 dBc, f = 100 kHz, VOUT = 1.0 VP, RLOAD = 4.3 Ω 230 mA
POWER SUPPLY
Operating Range (Dual Supply) ±1.5 ±12.6 V
Supply Current 7 9 12 mA/Amp
Power Supply Rejection ΔVS = ±0.5 V −75 −85 dB
1 Unity gain used to facilitate characterization. To improve stability, a gain of 2 or greater is recommended.
2 Peak ac output current specification assumes normal ac operation and is not valid for continuous dc operation.
AD8397
Rev. A | Page 5 of 16
VS = ±5 V or +10 V (at TA = 25°C, G = +1, RL = 25 Ω, unless otherwise noted)1.
Table 3.
Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 0.1 V p-p 66 MHz
0.1 dB Flatness VOUT = 0.1 V p-p 6.5 MHz
Large Signal Bandwidth VOUT = 2.0 V p-p 14 MHz
Slew Rate VOUT = 4.0 V p-p 53 V/μs
NOISE/DISTORTION PERFORMANCE
Distortion (Worst Harmonic) fC = 100 kHz, VOUT = 6 V p-p, G = +2 −94 dBc
Input Voltage Noise f = 100 kHz 4.5 nV/√Hz
Input Current Noise f = 100 kHz 1.5 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 1.0 2.5 mV
T
MIN − TMAX 2.5 mV
Input Offset Voltage Match 1.0 2.0 mV
Input Bias Current 200 900 nA
T
MIN − TMAX 1.3 μA
Input Offset Current 50 300 nA
Open-Loop Gain VOUT = ±2.0 V 85 94 dB
INPUT CHARACTERISTICS
Input Resistance f = 100 kHz 87 kΩ
Input Capacitance 1.4 pF
Common-Mode Rejection ΔVCM = ±1 V −84 −94 dB
OUTPUT CHARACTERISTICS
Output Resistance 0.2 Ω
+Swing RLOAD = 25 Ω +4.7 +4.82 VP
−Swing RLOAD = 25 Ω −4.74 −4.65 VP
+Swing RLOAD = 100 Ω +4.92 +4.96 VP
−Swing RLOAD = 100 Ω −4.92 −4.88 VP
Peak AC Output Current2 SFDR ≤ −80 dBc, f = 100 kHz, VOUT = 3 VP, RLOAD = 12 Ω 250 mA
POWER SUPPLY
Operating Range (Dual Supply) ±1.5 ±12.6 V
Supply Current 7 9 12 mA/Amp
Power Supply Rejection ΔVS = ±0.5 V −76 −85 dB
1 Unity gain used to facilitate characterization. To improve stability, a gain of 2 or greater is recommended.
2 Peak ac output current specification assumes normal ac operation and is not valid for continuous dc operation.
AD8397
Rev. A | Page 6 of 16
VS = ±12 V or +24 V (at TA = 25°C, G = +1, RL = 25 Ω, unless otherwise noted)1.
Table 4.
Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 0.1 V p-p 69 MHz
0.1 dB Flatness VOUT = 0.1 V p-p 7.6 MHz
Large Signal Bandwidth VOUT = 2.0 V p-p 14 MHz
Slew Rate VOUT = 4.0 V p-p 53 V/μs
NOISE/DISTORTION PERFORMANCE
Distortion (Worst Harmonic) fC = 100 kHz, VOUT = 20 V p-p, G = +5 −84 dBc
Input Voltage Noise f = 100 kHz 4.5 nV/√Hz
Input Current Noise f = 100 kHz 1.5 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 1.0 3.0 mV
T
MIN − TMAX 2.5 mV
Input Offset Voltage Match 1.0 2.0 mV
Input Bias Current 200 900 nA
T
MIN − TMAX 1.3 μA
Input Offset Current 50 300 nA
Open-Loop Gain VOUT = ±3.0 V 90 96 dB
INPUT CHARACTERISTICS
Input Resistance f = 100 kHz 87 kΩ
Input Capacitance 1.4 pF
Common-Mode Rejection ∆VCM = ±1 V −85 −96 dB
OUTPUT CHARACTERISTICS
Output Resistance 0.2 Ω
+Swing RLOAD = 100 Ω +11.82 +11.89 VP
−Swing RLOAD = 100 Ω −11.83 −11.77 VP
Peak AC Output Current2 SFDR ≤ −80 dBc, f = 100 kHz, VOUT = 10 VP, RLOAD = 32 Ω 310 mA
POWER SUPPLY
Operating Range (Dual Supply) ±1.5 ±12.6 V
Supply Current 8.5 11 15 mA/Amp
Power Supply Rejection ∆VS = ±0.5 V −76 −86 dB
1 Unity gain used to facilitate characterization. To improve stability, a gain of 2 or greater is recommended.
2 Peak ac output current specification assumes normal ac operation and is not valid for continuous dc operation.
AD8397
Rev. A | Page 7 of 16
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter Rating
Supply Voltage 26.4 V
Power Dissipation1 See Figure 4
Storage Temperature Range −65°C to +125°C
Operating Temperature Range −40°C to +85°C
Lead Temperature (Soldering, 10 sec) 300°C
Junction Temperature 150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
1 Thermal resistance for standard JEDEC 4-layer board:
8-lead SOIC_N: θJA = 157.6°C/W
8-Lead SOIC_N_EP: θJA = 47.2°C/W
MAXIMUM POWER DISSIPATION
The maximum power that can be dissipated safely by the AD8397
is limited by the associated rise in junction temperature. The
maximum safe junction temperature for plastic encapsulated
devices is determined by the glass transition temperature of the
plastic, approximately 150°C. Temporarily exceeding this limit
may cause a shift in parametric performance due to a change in
the stresses exerted on the die by the package.
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
–40–30–20–100 102030405060708090
05069-020
AMBIE NT TEMPERATURE (° C)
MAXIMUM POW ER DISS IPATION (W )
T
J
= 150°C
8-L EAD SOIC
Figure 4. Maximum Power Dissipation vs. Ambient Temperature
ESD CAUTION
AD8397
Rev. A | Page 8 of 16
TYPICAL PERFORMANCE CHARACTERISTICS
100
80
60
–100
–80
–60
–40
–20
0
20
40
0 20 40 60 80 100 120 140 160 180 200
05069-029
TIME (ns)
OUTPUT (mV)
V
OUT
V
IN
Figure 5. Small Signal Pulse Response (G = +1, VS = ±5 V, RL = 25 Ω)
5
–1
0
1
2
3
4
0 2.01.81.61.41.21.00.80.60.40.2
05069-022
TIME (μs)
OUTPUT (V)
V
IN
V
OUT
Figure 6. Large Signal Pulse Response (0 V to 4 V, VS = ±5 V, RL = 25 Ω)
05069-004
3.0
–1.0
–0.5
0
0.5
1.0
1.5
2.0
2.5
6
–2
–1
0
1
2
3
4
5
0 40 80 120 160 200 240 280 320 360 400
TIME (ns)
INPUT (V)
OUTPUT (V)
V
IN
V
OUT
Figure 7. Output Overdrive Recovery
(VS = ±5 V, Gain = +2, RL = 25 Ω)
0
–90
–80
–70
–60
–50
–40
–30
–20
–10
0.01 0.1 1 10 100
05069-005
FREQUENCY (MHz)
CMRR (dB)
OUT 1
OUT 2
Figure 8. Common-Mode Rejection (CMRR) vs. Frequency
(VS = ±5 V, RL = 25 Ω)
0
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0.01 0.1 1 10 100
05069-006
FREQUENCY (MHz)
CROSSTALK (dB)
OUT 1
OUT 2
Figure 9. Output-to-Output Crosstalk vs. Frequency
(VS = ±5 V, VO = 1 V p-p, RL = 25 Ω)
0.3
–0.3
–0.2
–0.1
0
0.1
0.2
0.1 1 10
05069-007
FREQUENCY (MHz)
GAIN (dB)
V
O
= 100mV p-p
Figure 10. 0.1 dB Flatness
(VS = ±5 V, VO = 0.1 V p-p, Gain = +1, RL = 25 Ω)
AD8397
Rev. A | Page 9 of 16
10
–40
–30
–20
–10
0
0.01 1001010.1
05069-008
FREQUENCY (MHz)
NORMALIZED GAIN (dB)
G = +10
G = +2
G = +1
Figure 11. Small Signal Frequency Response for Various Gains
(VS = ±5 V, VO = 0.1 V p-p, RL = 25 Ω)
10
–40
–30
–10
0
–20
0.01 1001010.1
05069-009
FREQUENCY (MHz)
GAIN (dB)
12V
5V
2.5V
Figure 12. Small Signal Frequency Response for Various Supplies
(Gain = +1, VO = 0.1 V p-p, RL = 25 Ω)
100
–40
–20
0
20
40
60
80
135
–180
–135
–90
–45
0
45
90
0.001 0.01 0.1 1 10 100 1000
05069-010
FREQUENCY (MHz)
OPEN-LOOP GAIN (dB)
PHASE (Degrees)
PHASE
GAIN
Figure 13. Open Loop Gain and Phase vs. Frequency
(VS = ±5 V, RL = 25 Ω)
10
–40
–30
–20
–10
0
0.01 0.1 1 10 100
05069-011
FREQUENCY (MHz)
NORMALIZED GAIN (dB)
G = +10
G = +2
G = +1
Figure 14. Large Signal Frequency Response for Various Gains
(VS = ±5 V, VO = 2 V p-p, RL = 25 Ω)
20
–40
–30
–20
–10
0
10
0.01 0.1 1 10 100
05069-012
FREQUENCY (MHz)
GAIN (dB)
12V
5V
2.5V
Figure 15. Large Signal Frequency Response for Various Supplies
(Gain = +1, VO = 2 V p-p, RL = 25 Ω)
–80
–70
–60
–50
–40
–30
–20
–10
0
0.01 0.1 1
FREQUENCY (MHz) 10 100
05069-013
PSRR (dB)
+PSRR
–PSRR
Figure 16. Power Supply Rejection Ratio (PSRR) vs. Frequency
(VS = ±5 V, RL = 25 Ω)
AD8397
Rev. A | Page 10 of 16
0
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0.01 1010.1
05069-023
FREQUENCY (MHz)
DISTORTION (dBc)
SECOND
HARMONIC
THIRD
HARMONIC
Figure 17. Distortion vs. Frequency
(VS = ±5 V, VO = 2 V p-p, G = +2, RL = 25 Ω)
–40
–120
–110
–100
–90
–80
–70
–60
–50
0 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50 2.75
05069-024
OUTPUT VOLTAGE (V p-p)
DISTORTION (dBc)
SECOND
HARMONIC
THIRD
HARMONIC
Figure 18. Distortion vs. Output Voltage @ 100 kHz,
(VS = ±1.5 V, G = +2, RL = 25 Ω)
–40
–120
–110
–100
–90
–80
–70
–60
–50
0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
05069-025
OUTPUT VOLTAGE (V p-p)
DISTORTION (dBc)
SECOND
HARMONIC
THIRD
HARMONIC
Figure 19. Distortion vs. Output Voltage @ 100 kHz,
(VS = ±2.5 V, G = +2, RL = 25 Ω)
–40
–120
–110
–100
–90
–80
–70
–60
–50
012345678910
05069-026
OUTPUT VOLTAGE (V p-p)
DISTORTION (dBc)
SECOND
HARMONIC
THIRD
HARMONIC
Figure 20. Distortion vs. Output Voltage @ 100 kHz,
(VS = ±5 V, G = +2, RL = 25 Ω)
–40
–120
–110
–100
–90
–80
–70
–60
–50
0 2 4 6 8 10 12 14 16 18 20 22 24
05069-027
OUTPUT VOLTAGE (V p-p)
DISTORTION (dBc)
SECOND
HARMONIC
THIRD
HARMONIC
Figure 21. Distortion vs. Output Voltage @ 100 kHz,
(VS = ±12 V, G = +5, RL = 50 Ω)
AD8397
Rev. A | Page 11 of 16
APPLICATIONS INFORMATION
The AD8397 is a voltage feedback operational amplifier that
features an H-bridge input stage and common-emitter, rail-to-rail
output stage. The AD8397 can operate from a wide supply range,
±1.5 V to ±12 V. When driving light loads, the rail-to-rail output is
capable of swinging to within 0.2 V of either rail. The output can
also deliver high linear output current when driving heavy loads,
up to 310 mA into 32 Ω while maintaining −80 dBc SFDR. The
AD8397 is fabricated on Analog Devices proprietary XFCB-HV.
POWER SUPPLY AND DECOUPLING
The AD8397 can be powered with a good quality, well-regulated,
low noise supply from ±1.5 V to ±12 V. Pay careful attention to
decoupling the power supply. Use high quality capacitors with
low equivalent series resistance (ESR), such as multilayer
ceramic capacitors (MLCCs), to minimize the supply voltage
ripple and power dissipation. Locate a 0.1 μF MLCC decoupling
capacitor(s) no more than 1/8 inch away from the power supply
pin(s). A large tantalum 10 μF to 47 μF capacitor is recommended
to provide good decoupling for lower frequency signals and to
supply current for fast, large signal changes at the AD8397 outputs.
LAYOUT CONSIDERATIONS
As with all high speed applications, pay careful attention to
printed circuit board (PCB) layout to prevent associated board
parasitics from becoming problematic. The PCB should have a
low impedance return path (or ground) to the supply. Removing
the ground plane from all layers in the immediate area of the
amplifier helps to reduce stray capacitances. The signal routing
should be short and direct in order to minimize the parasitic
inductance and capacitance associated with these traces. Locate
termination resistors and loads as close as possible to their
respective inputs and outputs. Keep input traces as far apart as
possible from the output traces to minimize coupling (crosstalk)
though the board.
When the AD8397 is configured as a differential driver, as in
some line driving applications, provide a symmetrical layout to
the extent possible in order to maximize balanced performance.
When running differential signals over a long distance, the traces
on the PCB should be close together or any differential wiring
should be twisted together to minimize the area of the inductive
loop that is formed. This reduces the radiated energy and makes
the circuit less susceptible to RF interference. Adherence to
stripline design techniques for long signal traces (greater than
approximately 1 inch) is recommended.
UNITY-GAIN OUTPUT SWING
When operating the AD8397 in a unity-gain configuration,
the output does not swing to the rails and is constrained by
the H-bridge input. This can be seen by comparing the output
overdrive recovery in Figure 7 and the input overdrive recovery in
Figure 22. To avoid overdriving the input and to realize the full
swing afforded by the rail-to-rail output stage, use the amplifier
in a gain of two or greater.
05069-028
INPUT
OUTPUT
7
–1
0
1
0 80 160 240 320 400
TIME (ns)
480 560 640 720 800
2
3
4
5
6
VOLTS
Figure 22. Unity-Gain Input Overdrive Recovery
AD8397
Rev. A | Page 12 of 16
CAPACITIVE LOAD DRIVE
When driving capacitive loads, many high speed operational
amplifiers exhibit peaking in their frequency response. In a
gain-of-two circuit, Figure 23 shows that the AD8397 can drive
capacitive loads up to 270 pF with only 3 dB of peaking. For
amplifiers with more limited capacitive load drive, a small series
resistor (RS) is generally used between the amplifier output and
the capacitive load in order to minimize peaking and ensure
device stability. Figure 24 shows that the use of a 2.2 Ω series
resistor can further extend the capacitive load drive of the AD8397
out to 470 pF, while keeping the frequency response peaking to
within 3 dB.
5
0
–5
–10
–15
–20
–25
–30
–35
–40
0.01 0.1 1 10 100
05069-021
FREQUENCY (MHz)
GAIN (dB)
220pF
100pF
270pF
150pF
Figure 23. Capacitive Load Peaking Without Series Resistor
5
0
–5
–10
–15
–20
–25
–30
–35
–40
0.01 0.1 1 10 100
05069-030
FREQUENCY (MHz)
GAIN (dB)
470pF
390pF
330pF
270pF
Figure 24. Capacitive Load Peaking with 2.2 Ω Series Resistor
AD8397
Rev. A | Page 13 of 16
OUTLINE DIMENSIONS
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY ANDARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AA
012407-A
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
0.50 (0.0196)
0.25 (0.0099) 45°
8°
0°
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
4
1
85
5.00(0.1968)
4.80(0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2441)
5.80 (0.2284)
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
Figure 25. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)
COM P LI ANT TO JE DEC STANDARDS MS-012- AA
CONTRO LL ING DIME NS ION S ARE IN MI LL IME TER; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OF F MILLIMETER EQUIVALENTS FO R
REF E RENCE ONLYAND ARE NOT APPROPRIATE F OR USE IN DES IG N.
0.25 (0. 0098 )
0.17 (0. 0067 )
1.27 ( 0.050)
0.40 ( 0.016)
0.50 ( 0 . 020)
0.25 ( 0 . 010) 45°
8°
0°
1.75 (0. 0 69)
1.35 (0. 0 53) 1. 65 ( 0 . 065)
1.25 ( 0 . 049)
SEATING
PLANE
85
41
5.00 (0. 1 97)
4.90 (0. 1 93)
4.80 (0. 1 89)
4.00 (0.157)
3.90 (0.154)
3.80 (0.150)
1.27 (0.05)
BSC
6.20 ( 0.244)
6.00 ( 0.236)
5.80 ( 0.228)
0.51 (0.020)
0.31 (0.012)
COPLANARITY
0.10
TOP VIE W
3.098 (0.122)
BOTTOM VIEW
(PINS UP)
2.41 (0.095)
0.10 (0. 0 04)
MAX
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE P IN CO N FI GURAT IO N AND
FUNCTI ON DES CRIPTIONS
SECTION OF T HIS DATA SHEET.
07-28-2008-A
Figure 26. 8-Lead Standard Small Outline Package with Exposed Pad [SOIC_N_EP]
Narrow Body
(RD-8-2)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE
Model1 Temperature Package Package Description Package Outline
AD8397ARZ −40°C to +85°C 8-Lead SOIC_N R-8
AD8397ARZ-REEL −40°C to +85°C 8-Lead SOIC_N R-8
AD8397ARZ-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8
AD8397ARDZ −40°C to +85°C 8-Lead SOIC_N_EP RD-8-2
AD8397ARDZ-REEL −40°C to +85°C 8-Lead SOIC_N_EP RD-8-2
AD8397ARDZ-REEL7 −40°C to +85°C 8-Lead SOIC_N_EP RD-8-2
1 Z = RoHS Compliant Part.
AD8397
Rev. A | Page 14 of 16
NOTES
AD8397
Rev. A | Page 15 of 16
NOTES
AD8397
Rev. A | Page 16 of 16
NOTES
©2011 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05069-0-5/11(A)
