SSM3J115TU
2007-11-01
1
TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type
SSM3J115TU
High-Speed Switching Applications
Power Management Switch Applications
1.5 V drive
Low ON-resistance: Ron = 353 m (max) (@VGS = 1.5 V)
R
on = 193 m (max) (@VGS = 1.8 V)
Ron = 125 m (max) (@VGS = 2.5 V)
Ron = 98 m (max) (@VGS = 4.0 V)
Absolute Maximum Ratings (Ta = 25°C)
Characteristic Symbol Rating Unit
Drain-source voltage VDS 20 V
Gate-source voltage VGSS ± 8 V
DC ID 2.2
Drain current Pulse IDP 4.4 A
PD (Note 1) 800
Drain power dissipation PD (Note 2) 500 mW
Channel temperature Tch 150 °C
Storage temperature range Tstg 55~150 °C
Note: Using continuously under heavy loads (e.g. the application of
high temperature/current/voltage and the significant change in
temperature, etc.) may cause this product to decrease in the
reliability significantly even if the operating conditions (i.e.
operating temperature/current/voltage, etc.) are within the
absolute maximum ratings.
Please design the appropriate reliability upon reviewing the
Toshiba Semiconductor Reliability Handbook (“Handling
Precautions”/“Derating Concept and Methods”) and individual
reliability data (i.e. reliability test report and estimated failure rate, etc).
Note 1: Mounted on a ceramic board.
(25.4 mm × 25.4 mm × 0.8 mm, Cu Pad: 645 mm2)
Note 2: Mounted on an FR4 board.
(25.4 mm × 25.4 mm × 1.6 mm, Cu Pad: 645 mm2)
Electrical Characteristics (Ta = 25°C)
Characteristic Symbol Test Conditions Min Typ. Max Unit
V (BR) DSS I
D = −1 mA, VGS = 0 20
Drain-source breakdown voltage
V (BR) DSX I
D = 1 mA, VGS = +8 V 12
V
Drain cutoff current IDSS V
DS = 20 V, VGS = 0 10 μA
Gate leakage current IGSS V
GS = ±8 V, VDS = 0 ±1 μA
Gate threshold voltage Vth V
DS = 3 V, ID = 1 mA 0.31.0 V
Forward transfer admittance Yfs V
DS = 3 V, ID = − 0.9 A (Note 3) 2.7 5.4 S
ID = 1.0 A, VGS = 4.0 V (Note 3) 77 98
ID = 1.0 A, VGS = 2.5 V (Note 3) 84 125
Drain-source ON-resistance
ID = 1.0 A, VGS = 1.8 V (Note 3) 111 193
mΩ
RDS (ON)
ID = 0.1 A, VGS = 1.5 V (Note 3) 126 353
Input capacitance Ciss V
DS = 10 V, VGS = 0, f = 1 MHz 568 pF
Output capacitance Coss V
DS = 10 V, VGS = 0, f = 1 MHz 75 pF
Reverse transfer capacitance Crss V
DS = 10 V, VGS = 0, f = 1 MHz 67 pF
Turn-on time ton 29
Switching time
Turn-off time toff
VDD = 10 V, ID = 0.9 A,
VGS = 0~2.5 V, RG = 4.7 Ω 39
ns
Drain-source forward voltage VDSF I
D = 2.2 A, VGS = 0 V (Note 3)
0.8 1.2 V
Unit: mm
JEDEC
JEITA
TOSHIBA 2-2U1A
Weight: 6.6 mg (typ.)
1: Gate
2: Source
3: Drain
UFM
-0.05
1.7±0.1
2.1±0.1
0.65±0.05
1
2
2.0±0.1
3
0.7±0.05
+0.1
0.3
0.166±0.05
http://store.iiic.cc/
SSM3J115TU
2007-11-01
2
Note 3: Pulse test
Switching Time Test Circuit
Marking Equivalent Circuit
(top view)
Precaution
Vth can be expressed as the voltage between gate and source when the low operating current value is ID = 1 mA for
this product. For normal switching operation, VGS (on) requires a higher voltage than Vth, and VGS (off) requires a lower
voltage than Vth.
(The relationship can be established as follows: VGS (off) < Vth < VGS (on).)
Take this into consideration when using the device.
Handling Precaution
When handling individual devices that are not yet mounted on a circuit board, make sure that the environment is
protected against electrostatic discharge. Operators should wear antistatic clothing, and containers and other objects that
come into direct contact with devices should be made of antistatic materials.
VDD = -10 V
RG = 4.7 Ω
D.U.
<
=
1%
VIN: tr, tf < 5 ns
Common Source
Ta = 25°C
IN
0
2.5V
10 μs VDD
OUT
RG
RL
(c) VOUT
ton
90%
10%
2.5 V
0 V
90%
10%
toff
tr tf
VDS
(
ON
)
VDD
(b) VIN
(a) Test circuit
JJ8
1 2
3
12
3
http://store.iiic.cc/
SSM3J115TU
2007-11-01
3
Drain –source voltage VDS (V)
ID – VDS
Drain current ID (A)
0
-4
-1.5
0 -0.5 -1 -1.5 -2
-0.5
-3
-3.5
Gate–source voltage VGS (V)
ID – VGS
Drain current ID (mA)
-10000
-0.01
0
-100
-1000
-1
-10
-0.1
-1.6
-0.2 -0.6
25°C
Common Source
VDS = -3 V
Ta = 85°C
25°C
-0.4
Drain–source ON-resistance
RDS (ON) (mΩ)
Gate –source voltage VGS (V)
RDS (ON) – VGS
0
0 -2 -4 -6 -8
100
200
300
400
ID = -0.1 A
Common Source
Ambient temperature Ta (°C)
RDS (ON) – Ta
Drain–source ON-resistance
RDS (ON) (mΩ)
Common Source
500
0
50
ID =-0.1A / VGS = -1.5 V
0 50 150
100
200
300
400
100
Drain current ID (A)
RDS (ON) – ID
Drain–source ON-resistance
RDS (ON) (mΩ)
400
0
0
100
-2
-2
-6 -8
150
250
350
Common Source
Ta = 25°C
-1.5V
Common Source
Ta = 25°C
VGS=-1.2V
-1.5V
-1.8V
-4V
-1.4 -1.2 -1.0 -0.8
-2.5V
-1.8V
Gate –source voltage VGS (V)
Drain–source -resistance
RDS (ON) (mΩ)
0 -1
-4
-3 -4
0
100
200
300
400
RDS (ON) – VGS
25°C
Ta = 85°C
25°C
-1A / -2.5 V
-1A / -1.8 V
-1
-2
-2.5 -2.5V
ID = -1.0 A
Common Source
Ta = 85°C
25°C
25°C
50
200
300
450
http://store.iiic.cc/
SSM3J115TU
2007-11-01
4
Switching time t (ns)
Drain current ID (A)
t – ID
1
0.01
100
0.1
1000
1 10
Common Source
VDD = -10 V
VGS = 0-2.5 V
Ta = 25°C
RG = 4.7 Ω
toff
tf
10
ton
tr
Drain reverse current IDR (A)
Drain– source voltage VDS (V)
IDR – VDS
0
-0.5
-1
0 1.2 0.6 0.2 0.8 0.4 1
-1.5
-2 Common Source
VGS = 0 V
Ta = 25°C
G
D
S
IDR
Ambient temperature Ta (°C)
Vth – Ta
Gate threshold voltage Vth (V)
-0.8
0
25 0 25 150
-0.2
-0.4
-0.6
-0.7
50 75 100 125
Common Source
VDS = -3 V
ID = -1 mA
Drain current ID (mA)
Forward transfer admittance Yfs (S)
|Yfs| – ID
Common Source
VDS = -3 V
Ta = 25°C
0.01
-100001
0.1
1
10
-10 -100 -1000
30
3
0.03
0.3
Drain –source voltage VDS (V)
C – VDS
Capacitance C (pF)
10
-0.1 -1 -10 -100
100
1000
5000
3000
300
500
30
50 Common
Source
Ta = 25°C
f = 1 MHz
VGS = 0 V
Ciss
Coss
Crss
Total gate charge Qg (nC)
Dynamic Input Characteristic
Gate-source voltage VGS (V)
00 25
-3
-4
51015
-7
-10
-1
-5
-2
-8
-9
Common Source
ID = -1.2 A
Ta = 25°C
-6 VDD = -16 V
-0.5
-0.1
-0.3
20
http://store.iiic.cc/
SSM3J115TU
2007-11-01
5
PD - Ta
0
200
400
600
800
1000
0 20 40 60 80 100 120 140 160
Ambient temperature Ta(°C)
Drain power dissipation PD(mW)
a
a: mounted on FR4 boar d
(25.4mm×25.4mm×1.6mm)
Cu Pad :25.4mm×25.4mm
b:mounted on cer amic board
(25.4mm×25.4mm×0.8mm)
Cu Pad :25.4mm×25.4mm
b
Rth - tw
1
10
100
1000
0.001 0.01 0.1 1 10 100 1000
Pulse w idth tw (S)
Transient thermal impedance
Rth(°C/W)
Sing l e pulse
a:M ounted on ceramic board
( 25.4mm× 25. 4mm× 0.8mm)
Cu Pad :25.4mm×25.4mm
b:M ounted on FR 4 board
( 25.4mm× 25. 4mm× 1.6mm)
Cu Pad :25.4mm×25.4mm
c:M ounted on FR 4 Board
( 25.4mm× 25. 4mm× 1.6mm)
Cu Pad :0.45mm×0.8mm×3
a
b
c
http://store.iiic.cc/
SSM3J115TU
2007-11-01
6
RESTRICTIONS ON PRODUCT USE
Toshiba Corporation, and its subsidiaries and affiliates (collectively “TOSHIBA”), reserve the right to make changes to the information
in this document, and related hardware, software and systems (collectively “Product”) without notice.
This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with
TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.
Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are
responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and
systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily
injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must
also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document,
the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOSHIBA
Semiconductor Reliability Handbook” and (b) the instructions for the application that Product will be used with or for. Customers are
solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the
appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any
information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other
referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO
LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.
Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring
equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document.
Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or
reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious
public impact (“Unintended Use”). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used
in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling
equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric
power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this
document.
Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
applicable laws or regulations.
The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to
any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
Do not use or otherwise make available Product or related software or technology for any military purposes, including without
limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
technology products (mass destruction weapons). Product and related software and technology may be controlled under the
Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances,
including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of
noncompliance with applicable laws and regulations.
http://store.iiic.cc/