REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Octal Sample-and-Hold
with Multiplexed Input
SMP18
FUNCTIONAL BLOCK DIAGRAM
SW
SW
SW
SW
SW
SW
SW
SW
1 OF 8 DECODER
691011
3
13
16
8
14
15
12
7
1
2
4
5
DGND
V
DD
CH
0
OUT
CH
1
OUT
CH
2
OUT
CH
3
OUT
CH
4
OUT
CH
5
OUT
CH
6
OUT
CH
7
OUT
V
SS
HOLD CAPS
(INTERNAL)
SMP18
INPUT (LSB)
AB(MSB)
CINH
FEATURES
High Speed Version of SMP08
Internal Hold Capacitors
Low Droop Rate
TTL/CMOS Compatible Logic Inputs
Single or Dual Supply Operation
Break-Before-Make Channel Addressing
Compatible With CD4051 Pinout
Low Cost
APPLICATIONS
Multiple Path Timing Deskew for A.T.E.
Memory Programmers
Mass Flow/Process Control Systems
Multichannel Data Acquisition Systems
Robotics and Control Systems
Medical and Analytical Instrumentation
Event Analysis
Stage Lighting Control
GENERAL DESCRIPTION
The SMP18 is a monolithic octal sample-and-hold; it has eight
internal buffer amplifiers, input multiplexer, and internal hold
capacitors. It is manufactured in an advanced oxide isolated
CMOS technology to obtain high accuracy, low droop rate, and
fast acquisition time. The SMP18 has a typical linearity error of
only 0.01% and can accurately acquire a 10-bit input signal to
±1/2 LSB in less than 2.5 microseconds. The SMP18’s output
swing includes the negative supply in both single and dual sup-
ply operation.
The SMP18 was specifically designed for systems that use a
calibration cycle to adjust a multiple of system parameters. The
low cost and high level of integration make the SMP18 ideal for
calibration requirements that have previously required an ASIC,
or high cost multiple D/A converters.
The SMP18 is also ideally suited for a wide variety of sample-
and-hold applications including amplifier offset or VCA gain ad-
justments. One or more SMP18s can be used with single or
multiple DACs to provide multiple set points within a system.
The SMP18 offers significant cost and size reduction over
discrete designs. It is available in a 16-pin plastic DIP, a
narrow body SO-16 surface-mount SOIC package or the thin
TSSOP-16 package. The SMP18 is a higher speed direct
replacement for the SMP08.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 World Wide Web Site: http://www.analog.com
Fax: 617/326-8703 © Analog Devices, Inc., 1996
ELECTRICAL CHARACTERISTICS
P
arameter Symbol Conditions Min Typ Max Units
Linearity Error –3 V ≤ V
IN
≤ +3 V 0.01 %
Buffer Offset Voltage V
OS
T
A
= +25°C, V
IN
= 0 V 2.5 10 mV
–40°C ≤ T
A
≤ +85°C, V
IN
= 0 V 3.5 20 mV
Hold Step V
HS
V
IN
= 0 V, T
A
= +25°C to +85°C 46mV
V
IN
= 0 V, T
A
= –40°C8mV
Droop Rate ∆V
CH
/∆tT
A
= +25°C, V
IN
= 0 V 2 40 mV/s
Output Source Current I
SOURCE
V
IN
= 0 V
1
1.2 mA
Output Sink Current I
SINK
V
IN
= 0 V
1
0.5 mA
Output Voltage Range R
L
= 20 kΩ–3.0 +3.0 V
LOGIC CHARACTERISTICS
Logic Input High Voltage V
INH
2.4 V
Logic Input Low Voltage V
INL
0.8 V
Logic Input Current I
IN
V
IN
= 2.4 V 0.5 1 µA
DYNAMIC PERFORMANCE
2
Acquisition Time
3
t
AQ
T
A
= +25°C, –3 V to +3 V to 0.1% 3.5 µs
Hold Mode Settling Time t
H
To ±1 mV of Final Value 1 µs
Channel Select Time t
CH
90 ns
Channel Deselect Time t
DCS
45 ns
Inhibit Recovery Time t
IR
90 ns
Slew Rate SR 6 V/µs
Capacitive Load Stability <30% Overshoot 500 pF
Analog Crosstalk –3 V to +3 V Step –72 dB
SUPPLY CHARACTERISTICS
Power Supply Rejection Ratio PSRR V
SS
= ±5 V to ±6 V 60 75 dB
Supply Current I
DD
T
A
= +25°C 5.5 7.5 mA
–40°C ≤ T
A
≤ +85°C
7.5 9.5 mA
ELECTRICAL CHARACTERISTICS
Parameter Symbol Conditions Min Typ Max Limits
Linearity Error 60 mV ≤ V
IN
≤ 10 V 0.01 %
Buffer Offset Voltage V
OS
T
A
= +25°C, V
IN
= 6 V 2.5 10 mV
–40°C ≤ T
A
≤ +85°C, V
IN
= 6 V 3.5 20 mV
Hold Step V
HS
V
IN
= 6 V, T
A
= +25°C to +85°C 46mV
V
IN
= 6 V, T
A
= –40°C8mV
Droop Rate ∆V
CH
/∆tT
A
= +25°C, V
IN
= 6 V 2 40 mV/s
Output Source Current I
SOURCE
V
IN
= 6 V
1
1.2 mA
Output Sink Current I
SINK
V
IN
= 6 V
1
0.5 mA
Output Voltage Range R
L
= 20 kΩ0.06 10.0 V
R
L
= 10 kΩ0.06 9.5 V
LOGIC CHARACTERISTICS
Logic Input High Voltage V
INH
2.4 V
Logic Input Low Voltage V
INL
0.8 V
Logic Input Current I
IN
V
IN
= 2.4 V 0.5 1 µA
DYNAMIC PERFORMANCE
2
Acquisition Time
3
t
AQ
T
A
= +25°C, 0 to 10 V to 0.1% 2.5 3.25 µs
Hold Mode Settling Time t
H
To ±1 mV of Final Value 1 µs
Channel Select Time t
CH
90 ns
Channel Deselect Time t
DCS
45 ns
Inhibit Recovery Time t
IR
90 ns
Slew Rate
4
SR 7 V/µs
Capacitive Load Stability <30% Overshoot 500 pF
Analog Crosstalk 0 V to 10 V Step –72 dB
SUPPLY CHARACTERISTICS
Power Supply Rejection Ratio PSRR 10.8 V ≤ V
DD
≤ 13.2 V 60 75 dB
Supply Current I
DD
T
A
= +25°C 6.0 8.0 mA
–40°C ≤ T
A
≤ +85°C 8.0 10.0 mA
NOTES
1
Outputs are capable of sinking and sourcing over 10 mA but offset is guaranteed at specified load levels.
2
All input control signals are specified with t
r
= t
f
= 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.
3
This parameter is guaranteed without test.
4
Slew rate is measured in the sample mode with a 0 to 10 V step from 20% to 80%.
Specifications subject to change without notice.
REV. C
–2–
SMP18–SPECIFICATIONS
(@ VDD = +5 V, VSS = –5 V, DGND = 0 V, RL = No Load, TA = –408C to +858C for SMP18F,
unless otherwise noted)
(@ VDD = +12 V, VSS = 0 V, DGND = 0 V, RL = No Load, TA = –408C to +858C for SMP18F,
unless otherwise noted)
SMP18
REV. C –3–
PIN CONNECTIONS
14
13
12
11
16
15
10
9
8
1
2
3
4
7
6
5TOP VIEW
(Not to Scale)
SMP18
CH
4
OUT
CH
0
OUT
CH
1
OUT
CH
2
OUT
V
DD
CH
6
OUT
INPUT
CH
7
OUT
B CONTROL
A CONTROL
CH
3
OUT
CH
5
OUT
INH
V
SS
DGND C CONTROL
ORDERING GUIDE
Temperature Package Package
Model Range Description Option
SMP18FP –40°C to +85°C Plastic DIP N-16
SMP18FRU –40°C to +85°C TSSOP-16 RU-16
SMP18FS –40°C to +85°C SO-16 R-16A
ABSOLUTE MAXIMUM RATINGS
V
DD
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, 17 V
V
DD
to V
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, 17 V
V
LOGIC
to DGND . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
V
IN
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
SS
, V
DD
V
OUT
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
SS
, V
DD
Analog Output Current . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
(Not short-circuit protected)
Operating Temperature Range
FP, FS . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to +85°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 60 sec) . . . . . . . . . . . . +300°C
Package Type u
JA
*u
JC
Units
16-Pin Plastic DIP (P) 76 33 °C/W
16-Pin SOIC (S) 92 27 °C/W
16-Lead TSSOP (RU) 180 35 °C/W
NOTES
*θ
JA
is specified for worst case mounting conditions, i.e., θ
JA
is specified for device
in socket for plastic DIP packages; θ
JA
is specified for device soldered to printed
circuit board for SOIC and TSSOP packages.
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the SMP18 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
SMP18
REV. C
–4–
TEMPERATURE –
°
C
DROOP RATE – mV/s
100
10
0.01
–40 –20 100
020406080
0
0.1
V
DD
= +12V
V
SS
= 0V
V
IN
= +6V
R
L
= 10kΩ
Droop Rate vs. Temperature
INPUT VOLTAGE – Volts
HOLD STEP – mV
0
–3
–601 10
23456789
–1
–2
–4
–5
VDD = +12V
VSS = 0V
TA = +25°C
NO LOAD
Hold Step vs. Input Voltage
INPUT VOLTAGE – Volts
OFFSET VOLTAGE – mV
4
–10 01 10
23456789
2
0
–2
–4
–6
–8
VDD = +12V
VSS = 0V
TA = +25°C
RL = ∞
RL = 20kΩ
RL = 10kΩ
Offset Voltage vs. Input Voltage
–Typical Performance Characteristics
INPUT VOLTAGE – Volts
DROOP RATE – mV/s
5
3
–5 01 10
234 5 67 89
1
–1
–3
V
DD
= +12V
V
SS
= 0V
T
A
= +25
°
C
NO LOAD
Droop Rate vs. Input Voltage
TEMPERATURE –
°
C
HOLD STEP – mV
1
–7
–55 –35 125
–15 5 25 65 85 10545
0
–3
–4
–5
–6
–1
–2
V
DD
= +12V
V
SS
= 0V
V
IN
= 6V
NO LOAD
Hold Step vs. Temperature
INPUT VOLTAGE – Volts
OFFSET VOLTAGE – mV
20
5
–20 01 10
23456789
15
10
–5
–15
0
–10
V
DD
= +12V
V
SS
= 0V
T
A
= +85
°
C
R
L
=
∞
R
L
= 20kΩ
R
L
= 10kΩ
Offset Voltage vs. Input Voltage
INPUT VOLTAGE – Volts
DROOP RATE – mV/s
130
70
1001 10
23456789
110
90
50
30
VDD = +12V
VSS = 0V
TA = +85°C
NO LOAD
Droop Rate vs. Input Voltage
V
DD
– Volts
SLEW RATE – V/µs
30
010 11 18
12 13 14 15 16 17
25
20
15
10
5
V
DD
= +12V
V
SS
= 0V
T
A
= +25
°
C
NO LOAD
+SR
–SR
Slew Rate vs. V
DD
INPUT VOLTAGE – Volts
OFFSET VOLTAGE – mV
4
–10 01 10
23456789
2
0
–2
–4
–6
–8
VDD = +12V
VSS = 0V
TA = –40°C
RL = ∞RL = 20kΩ
RL = 10kΩ
Offset Voltage vs. Input Voltage
SMP18
REV. C –5–
TEMPERATURE –
°
C
OFFSET VOLTAGE – mV
0
–8
–55 –35 125
–15 5 25 65 85 10545
–1
–4
–5
–6
–7
–2
–3
V
DD
= +12V
V
SS
= 0V
V
IN
= +5V
R
L
= 10kΩ
Offset Voltage vs. Temperature
V
DD
– Volts
SUPPLY CURRENT – mA
14
246 18
8 10121416
12
10
8
6
4
V
SS
= 0V
NO LOAD
+85
°
C
+25
°
C
–40
°
C
Supply Current vs. V
DD
Typical Performance Characteristics–
FREQUENCY – Hz
90
80
010 100 1M1k 10k 100k
70
60
20
50
40
30
10
REJECTION RATIO – dB
VDD = +12V
VSS = 0V
VIN = +6V
TA = +25°C
NO LOAD
+PSRR
–PSRR
Sample Mode Power Supply Rejection
FREQUENCY – Hz
GAIN – dB
2
1
–5
100 1k 10M
10k 100k 1M
0
–1
–2
–3
–4
90
45
–225
0
–45
–90
–135
–180
PHASE SHIFT – Degrees
V
DD
= +6V
V
SS
= –6V
T
A
= +25
°
C
NO LOAD
GAIN
PHASE
Gain, Phase Shift vs. Frequency
FREQUENCY – Hz
PEAK-TO-PEAK OUTPUT – Volts
15
12
0
10k 100k 10M1M
9
6
3
V
DD
= +6V
V
SS
= –6V
T
A
= +25
°
C
NO LOAD
Maximum Output Voltage vs.
Frequency
FREQUENCY – Hz
OUTPUT IMPEDANCE – Ω
35
30
010 100 1M1k 10k 100k
25
20
15
10
5
V
DD
= +12V
V
SS
= 0V
T
A
= +25
°
C
NO LOAD
Output Impedance vs. Frequency
FREQUENCY – Hz
REJECTION RATIO – dB
60
50
–1010 100 1M
1k 10k 100k
40
30
20
10
0
VDD = +12V
VSS = 0V
TA = +25°C
NO LOAD
+PSRR
HOLD CAPACITORS
REFERENCED TO VSS
–PSRR
Hold Mode Power Supply Rejection
SMP18
REV. C
–6–
14
13
12
11
16
15
10
9
8
1
2
3
4
7
6
5
SMP18
R3
2kΩR4
1kΩ
R1
10Ω
D1
C1
10µF
C2
1µF
+
V
CC
+15V
R2
10kΩR2
10kΩR2
10kΩR2
10kΩ
R2
10kΩ
R2
10kΩ
R2
10kΩ
R2
10kΩ
Burn-in Circuit
APPLICATIONS INFORMATION
The SMP18, a multiplexed octal S/H, minimizes board space
in systems requiring cycled calibration or an array of control
voltages. When used in conjunction with a low cost 16-bit D/A,
the SMP18 can easily be integrated into microprocessor based
systems. Since the SMP18 features break-before-make switching
and an internal decoder, no external logic is required. The
SMP18 has an internally regulated TTL supply so that
TTL/CMOS compatibility is maintained over the full supply
range. See Figure 1 for channel decode address information.
POWER SUPPLIES
The SMP18 is capable of operating with either single or dual
supplies over a voltage range of 7 to 15 volts. Based on the sup-
ply voltages chosen, V
DD
and V
SS
establish the output voltage
range, which is:
(VSS + 0.06 V ) ≤ VOUT ≤ (VDD – 2 V )
Note that several specifications, including acquisition time, off-
set and output voltage compliance, will degrade for supply volt-
ages of less than 7 V.
If split supplies are used, the negative supply should be bypassed
with a 0.1 µF capacitor in parallel with a 10 µF to ground. The
internal hold capacitors are connected to this supply pin, and
any noise will appear at the outputs.
In single supply applications, it is extremely important that the
V
SS
(negative supply) pin is connected to a clean ground. The
hold capacitors are internally tied to the V
SS
(negative) rail. Any
ground noise or disturbance will directly couple to the output of
the sample-and-hold degrading the signal-to-noise performance.
The analog and digital ground traces on the circuit board should
be physically separated to reduce digital switching noise from
entering the analog circuitry.
POWER SUPPLY SEQUENCING
V
DD
should be applied to the SMP18 before the logic input sig-
nals. The SMP18 has been designed to be immune to latchup,
but standard precautions should still be taken.
OUTPUT BUFFERS (Pins 1, 2, 4, 5, 12, 13, 14, 15)
The buffer offset specification is 10 mV; this is less than 1/2
LSB of an 8-bit DAC with 10 V full scale. The hold step (mag-
nitude of step caused in the output voltage when switching from
sample-to-hold mode, also referred to as the pedestal error or
sample-to-hold offset) is about 4 mV with little variation over
the full output voltage range. The droop rate of a held channel
is 2 mV/s typical and 40 mV/s maximum.
The buffers are designed to drive loads connected to ground.
The outputs can source more than 20 mA over the full voltage
range but have limited current sinking capability near V
SS
. In
split supply operation, symmetrical output swings can be ob-
tained by restricting the output range to 2 V from either supply.
On-chip SMP18 buffers eliminate potential stability problems
associated with external buffers; outputs are stable with capaci-
tive loads up to 500 pF. However, since the SMP18’s buffer
outputs are not short circuit protected, care should be taken to
avoid shorting any output to the supplies or ground.
SIGNAL INPUT (Pin 3)
The signal input should be driven from a low impedance voltage
source such as the output of an op amp. The op amp should
have a high slew rate and fast settling time if the SMP18’s ac-
quisition time characteristics are to be maintained. As with all
CMOS devices, all input voltages should be kept within range of
the supply rails (V
SS
≤ V
IN
≤ V
DD
) to avoid the possibility of
latchup. If single supply operation is desired, op amps such as
the OP183 or AD820 that have input and output voltage com-
pliances including ground, can be used to drive the inputs. Split
supplies, such as ±7.5 V, can be used with the SMP18.
SMP18
REV. C –7–
APPLICATION TIPS
All unused digital inputs should be connected to logic LOW.
For analog inputs that may become temporarily disconnected, a
resistor to V
DD
, V
SS
or analog ground should be used with a
value ranging from 200 kΩ to 1 MΩ.
Do not apply signals to the SMP18 with power off unless the in-
put current is limited to less than 10 mA.
TYPICAL APPLICATIONS
An 8-Channel Multiplexed D/A Converter
Figure 1 illustrates a typical demultiplexing function of the
SMP18. It is used to sample-and-hold eight different output
voltages corresponding to eight different digital codes from a
D/A converter. The SMP18’s droop rate of 40 mV/s requires a
refresh once every 250 ms before the voltage drifts beyond
1/2 LSB accuracy (1 LSB of an 8-bit DAC is equivalent to
19.5 mV out of a full-scale voltage of 5 V). For a 10-bit DAC
the refresh rate must be less than 60 ms, and for a 12-bit
system, 15 ms. This implementation is very cost effective com-
pared to using multiple DACs as the number of output channels
increases.
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
SMP18
13
14
15
12
1
2
4
5
3
16
6
7
8
9
10
11
+12V
CH
0
CH
1
CH
2
CH
3
CH
4
CH
5
CH
6
CH
7
3
15
1
516
17
4
+12V
+5V
REF02
+12V
V
REF
AV
DD
V
OA
V
Z
GND
WR CS
DAC8228
A
B
C
ADDRESS
DECODE
ADDRESS
BUS
DIGITAL
INPUTS
WR
DGND
INH
0.1µF
PIN 9
CPIN 10
BPIN 11
APIN 6
INH CH PIN
0
0
0
0
1
1
1
1
X
0
0
1
1
0
0
1
1
X
0
1
0
1
0
1
0
1
X
0
0
0
0
0
0
0
0
1
0
1
2
3
4
5
6
7
NONE
13
14
15
12
1
5
2
4
–
CHANNEL DECODING
Figure 1. 8-Channel Multiplexed D/A Converter
SMP18
REV. C
–8–
C1543a–2–10/96
PRINTED IN U.S.A.
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16-Pin Plastic DIP
(N-16)
16
18
9
0.840 (21.33)
0.745 (18.93)
0.280 (7.11)
0.240 (6.10)
PIN 1
SEATING
PLANE
0.022 (0.558)
0.014 (0.356)
0.060 (1.52)
0.015 (0.38)
0.210 (5.33)
MAX 0.130
(3.30)
MIN
0.070 (1.77)
0.045 (1.15)
0.100
(2.54)
BSC
0.160 (4.06)
0.115 (2.93)
0.325 (8.25)
0.300 (7.62)
0.015 (0.381)
0.008 (0.204)
0.195 (4.95)
0.115 (2.93)
16-Pin (Narrow Body)
(SO-16)
16 9
81
0.3937 (10.00)
0.3859 (9.80)
0.2550 (6.20)
0.2284 (5.80)
0.1574 (4.00)
0.1497 (5.80)
PIN 1
SEATING
PLANE
0.0098 (0.25)
0.0040 (0.10)
0.0192 (0.49)
0.0138 (0.35)
0.0688 (1.75)
0.0532 (1.35)
0.0500
(1.27)
BSC
0.0099 (0.25)
0.0075 (0.19)
0.0500 (1.27)
0.0160 (0.41)
8°
0°
0.0196 (0.50)
0.0099 (0.25) x 45°
16-Lead TSSOP
(RU-16)
16 9
8
1
0.201 (5.10)
0.193 (4.90)
0.256 (6.50)
0.246 (6.25)
0.177 (4.50)
0.169 (4.30)
PIN 1
SEATING
PLANE
0.006 (0.15)
0.002 (0.05)
0.0118 (0.30)
0.0075 (0.19)
0.0256
(0.65)
BSC
0.0433
(1.10)
MAX
0.0079 (0.20)
0.0035 (0.090)
0.028 (0.70)
0.020 (0.50)
8°
0°
