0.1 GHz to 8 GHz, GaAs, Nonreflective, SP4T Switch HMC344ATCPZ-EP Enhanced Product FUNCTIONAL BLOCK DIAGRAM 13 NIC 12 RF1 NIC 2 11 NIC NIC 3 10 NIC RF2 PACKAGE BASE GND 16637-001 9 CTLA 8 CTLB 7 2:4 DECODER GND 5 Supports defense and aerospace applications (AQEC standard) Military temperature range (-55C to +125C) Controlled manufacturing baseline One assembly/test site Product change notification Qualification data available on request 14 GND RF4 1 RF3 4 ENHANCED PRODUCT FEATURES 15 RFC HMC344ATCPZ-EP VEE 6 Broadband frequency range: 0.1 GHz to 8 GHz Nonreflective 50 design Low insertion loss: 1.7 dB at 6 GHz High isolation: 36 dB at 6 GHz High input linearity at 250 MHz to 8 GHz P1dB: 28 dBm typical IP3: 44 dBm typical Integrated 2 to 4 line decoder 16-lead, 3 mm x 3 mm LFCSP package ESD HBM rating: 250 V (Class 1A) 16 GND FEATURES Figure 1. APPLICATIONS Broadband telecommunications systems Fiber optics Switched filter banks Wireless Infrastructure below 8 GHz GENERAL DESCRIPTION The HMC344ATCPZ-EP is a broadband, nonreflective, singlepole, four-throw (SP4T) switch manufactured using a gallium arsenide (GaAs) metal semiconductor field effect transistor (MESFET) process. This switch offers high isolation, low insertion loss, and on-chip termination of the isolated ports. The switch operates with a negative supply voltage (VEE) range of -5 V to -3 V and requires two negative logic control voltages. Rev. 0 The HMC344ATCPZ-EP includes an on-chip, binary two-line to four-line decoder that provides logic control from two logic input lines. The HMC344ATCPZ-EP comes in a 3 mm x 3 mm, 16-lead LFCSP package and operates from a 0.1 GHz to 8 GHz frequency range. Additional application and technical information can be found in the HMC344ALP3E data sheet. Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 (c)2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com HMC344ATCPZ-EP Enhanced Product TABLE OF CONTENTS Features .............................................................................................. 1 ESD Caution...................................................................................4 Enhanced Product Features ............................................................ 1 Pin Configuration and Function Descriptions..............................5 Applications ....................................................................................... 1 Interface Schematics .....................................................................6 Functional Block Diagram .............................................................. 1 Typical Performance Charcteristics ................................................7 General Description ......................................................................... 1 Outline Dimensions ..........................................................................8 Revision History ............................................................................... 2 Ordering Guide .............................................................................8 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4 REVISION HISTORY 3/2018--Revision 0: Initial Version Rev. 0 | Page 2 of 8 Enhanced Product HMC344ATCPZ-EP SPECIFICATIONS VEE = -3 V or -5 V, control voltage (VCTL) = 0 V or VEE, case temperature (TCASE) = 25C, 50 system, unless otherwise noted. Table 1. Parameter FREQUENCY RANGE INSERTION LOSS Between RFC and RF1 to RF4 (On) Symbol f RETURN LOSS RFC and RF1 to RF4 (On) Third-Order Intercept SUPPLY Voltage Current DIGITAL CONTROL INPUTS Voltage Low High Current Low High OPERATING TEMPERATURE 1 Min 0.1 0.1 GHz to 2 GHz 2 GHz to 4 GHz 4 GHz to 6 GHz 6 GHz to 8 GHz ISOLATION Between RFC and RF1 to RF4 (Off ) RF1 to RF4 (Off ) SWITCHING Rise and Fall Time On and Off Time INPUT LINEARITY 1 1 dB Power Compression Test Conditions/Comments tRISE, tFALL tON, tOFF P1dB IP3 Typ Max 8 Unit GHz 1.4 1.4 1.7 2.1 2.0 2.0 2.2 2.5 dB dB dB dB 0.1 GHz to 2 GHz 2 GHz to 4 GHz 4 GHz to 6 GHz 6 GHz to 8 GHz 39 33 32 28 43 37 36 32 dB dB dB dB 0.1 GHz to 2 GHz 2 GHz to 4 GHz 4 GHz to 6 GHz 6 GHz to 8 GHz 0.1 GHz to 8 GHz 12 12 11 6 11 16 16 16 11 16 dB dB dB dB dB 35 75 ns ns 23 28 25 dBm dBm 40 44 44 dBm dBm 10% to 90% of radio frequency (RF) output 50% VCTL to 90% of RF output f = 250 MHz to 8 GHz VEE = -5 V VEE = -3 V 10 dBm per tone, 1 MHz spacing VEE = -5 V VEE = -3 V VEE pin VEE IEE -5 2.5 -3 6 V mA 0 0 -4.2 -2.2 V V V V +125 A A C CTLA and CTLB pins VCTL VINL VINH VEE = -5 V VEE = -3 V VEE = -5 V VEE = -3 V -3 -1 -5 -3 ICTL IINL IINH 40 0.10 -55 Input linearity performance degrades at frequencies less than 250 MHz. Rev. 0 | Page 3 of 8 HMC344ATCPZ-EP Enhanced Product ABSOLUTE MAXIMUM RATINGS 34 Table 2. 32 Rating -7 V VEE - 0.5 V to +1 V 31 dBm 26.5 dBm 22 dBm VEE = -5V, THROUGH 30 28 26 VEE = -3V, THROUGH VEE = -5V, TERMINATED 24 22 VEE = -3V, TERMINATED 20 18 -60 -40 -20 0 20 40 60 80 100 120 CASE TEMPERATURE (C) 28 dBm 23.5 dBm 19 dBm Figure 2. Maximum Input Power vs. Case Temperature Plot ESD CAUTION 150C -65C to +150C 260C 107C/W 137C/W 250 V (Class 1A) Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Rev. 0 | Page 4 of 8 16637-016 Parameter Negative Supply Voltage (VEE) Digital Control Input Voltage Range RF Input Power (See Figure 2) f = 250 MHz to 8 GHz, TCASE = 85C VEE = -5 V Through Path Terminated Path Hot Switching VEE = -3 V Through Path Terminated Path Hot Switching Temperature Junction, TJ Storage Reflow Junction to Case Thermal Resistance, JC Through Path Terminated Path Electrostatic Discharge (ESD) Sensitivity Human Body Model (HBM) MAXIMUM INPUT POWER (dBm) For recommended operating conditions, see Table 1. Enhanced Product HMC344ATCPZ-EP PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 13 NIC 14 GND 16 GND 15 RFC HMC344ATCPZ-EP RF4 1 NIC 3 12 RF1 TOP VIEW Not to Scale 11 NIC 10 NIC 9 RF2 CTLA 8 CTLB 7 VEE 6 GND 5 RF3 4 NOTES 1. NIC = NOT INTERNALLY CONNECTED. THESE PINS ARE NOT CONNECTED INTERNALLY; HOWEVER, ALL DATA SHOWN IN THIS DATA SHEET IS MEASURED WHEN THESE PINS ARE CONNECTED TO THE RF/DC GROUND EXTERNALLY. 2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO THE RF/DC GROUND OF THE PCB. 16637-002 NIC 2 Figure 3. Pin Configuration Table 3. Pin Function Descriptions Pin No. 1 Mnemonic RF4 2, 3, 10, 11, 13 NIC 4 RF3 5, 14, 16 6 7 8 9 GND VEE CTLB CTLA RF2 12 RF1 15 RFC EPAD Description RF4 Port. This pin is dc-coupled and matched to 50 . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc. Not Internally Connected. These pins are not connected internally; however, all data shown in this data sheet is measured when these pins are connected to the RF/dc ground externally. RF3 Port. This pin is dc-coupled and matched to 50 . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc. Ground. These pins connect to the RF/dc ground of the PCB. Negative Supply Voltage Pin. Control Input 2 Pin. See Table 4 for the control voltage truth table. Control Input 1 Pin. See Table 4 for the control voltage truth table. RF2 Port. This pin is dc-coupled and matched to 50 . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc. RF1 Port. This pin is dc-coupled and matched to 50 . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc. RF Common Port. This pin is dc-coupled and matched to 50 . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc. Exposed Pad. The exposed pad must be connected to the RF/dc ground of the PCB. Table 4. Control Voltage Truth Table Digital Control Input CTLA High Low High Low CTLB High High Low Low RF Paths RFC to RF1 Insertion loss (on) Isolation (off ) Isolation (off ) Isolation (off ) RFC to RF2 Isolation (off ) Insertion loss (on) Isolation (off ) Isolation (off ) Rev. 0 | Page 5 of 8 RFC to RF3 Isolation (off ) Isolation (off ) Insertion loss (on) Isolation (off ) RFC to RF4 Isolation (off ) Isolation (off ) Isolation (off ) Insertion loss (on) HMC344ATCPZ-EP Enhanced Product INTERFACE SCHEMATICS 5 Figure 4. RFC and RF1 to RF4 Interface Schematic 600 Figure 6. VEE Interface Schematic 100k 14305-004 CTLA, CTLB 14305-005 1.6pF VEE 14305-003 RFC, RF1, RF2, RF3, RF4 Figure 5. CTLA and CTLB Interface Schematic Rev. 0 | Page 6 of 8 Enhanced Product HMC344ATCPZ-EP 33 -1 30 -2 -3 -4 27 24 21 P1dB AT +125C P1dB AT +25C P1dB AT -55C +125C +25C -55C 0 1 2 3 4 5 6 7 8 9 FREQUENCY (GHz) 18 0 1 2 3 4 5 6 7 8 9 FREQUENCY (GHz) Figure 7. Insertion Loss vs. Frequency at Various Temperatures, Between RFC and RF1 Figure 8. Input Compression vs. Frequency at Various Temperatures, VEE = -5 V INPUT COMPRESSION (dBm) 30 27 24 21 18 P1dB AT +125C P1dB AT +25C P1dB AT -55C P0.1dB AT +125C P0.1dB AT +25C P0.1dB AT -55C 15 0 1 2 3 4 5 FREQUENCY (GHz) 6 7 8 9 16637-018 -5 P0.1dB AT +125C P0.1dB AT +25C P0.1dB AT -55C 16637-017 INPUT COMPRESSION (dBm) 0 16637-015 INSERTION LOSS (dB) TYPICAL PERFORMANCE CHARCTERISTICS Figure 9. Input Compression vs. Frequency at Various Temperatures, VEE = -3 V Rev. 0 | Page 7 of 8 HMC344ATCPZ-EP Enhanced Product OUTLINE DIMENSIONS DETAIL A (JEDEC 95) 0.30 0.25 0.20 0.50 BSC 13 PIN 1 INDIC ATOR AREA OPTIONS (SEE DETAIL A) 16 1 12 1.80 1.70 SQ 1.60 EXPOSED PAD 9 TOP VIEW 0.90 0.85 0.80 SIDE VIEW PKG-005376 SEATING PLANE 0.45 0.40 0.35 4 5 8 0.20 MIN BOTTOM VIEW 0.05 MAX 0.02 NOM COPLANARITY 0.08 0.203 REF FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. COMPLIANT TO JEDEC STANDARDS MO-220-VEED-4 02-23-2017-A PIN 1 INDICATOR 3.10 3.00 SQ 2.90 Figure 10. 16-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm x 3 mm Body and 0.85 mm Package Height (CP-16-51) Dimensions shown in millimeters ORDERING GUIDE Model 1 HMC344ATCPZ-EP-PT HMC344ATCPZ-EP-R7 1 Temperature Range -55C to +125C -55C to +125C Package Description 16-Lead Lead Frame Chip Scale Package [LFCSP] 16-Lead Lead Frame Chip Scale Package [LFCSP] All models are RoHS compliant parts. (c)2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16637-0-3/18(0) Rev. 0 | Page 8 of 8 Package Option CP-16-51 CP-16-51