0.1 GHz to 8 GHz,
GaAs, Nonreflective, SP4T Switch
Enhanced Product
HMC344ATCPZ-EP
Rev. 0 Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Broadband frequency range: 0.1 GHz to 8 GHz
Nonreflective 50 Ω design
Low insertion loss: 1.7 dB at 6 GHz
High isolation: 36 dB at 6 GHz
High input linearity at 250 MHz to 8 GHz
P1dB: 28 dBm typical
IP3: 44 dBm typical
Integrated 2 to 4 line decoder
16-lead, 3 mm × 3 mm LFCSP package
ESD HBM rating: 250 V (Class 1A)
ENHANCED PRODUCT FEATURES
Supports defense and aerospace applications (AQEC
standard)
Military temperature range (−55°C to +125°C)
Controlled manufacturing baseline
One assembly/test site
Product change notification
Qualification data available on request
APPLICATIONS
Broadband telecommunications systems
Fiber optics
Switched filter banks
Wireless Infrastructure below 8 GHz
FUNCTIONAL BLOCK DIAGRAM
12
11
10
1
3
49
2
6
5
7
8
16
15
14
13
GND
RF4
NIC
NIC
RF3 2:4
DECODER
HMC344ATCPZ-EP
PACKAGE
BASE
RF1
NIC
GND
RFC
GND
NIC
NIC
RF2
GND
V
EE
CTLB
CTLA
16637-001
Figure 1.
GENERAL DESCRIPTION
The HMC344ATCPZ-EP is a broadband, nonreflective, single-
pole, four-throw (SP4T) switch manufactured using a gallium
arsenide (GaAs) metal semiconductor field effect transistor
(MESFET) process. This switch offers high isolation, low
insertion loss, and on-chip termination of the isolated ports.
The switch operates with a negative supply voltage (VEE) range
of −5 V to −3 V and requires two negative logic control voltages.
The HMC344ATCPZ-EP includes an on-chip, binary two-line
to four-line decoder that provides logic control from two logic
input lines.
The HMC344ATCPZ-EP comes in a 3 mm × 3 mm, 16-lead
LFCSP package and operates from a 0.1 GHz to 8 GHz frequency
range.
Additional application and technical information can be found
in the HMC344ALP3E data sheet.
HMC344ATCPZ-EP Enhanced Product
Rev. 0 | Page 2 of 8
TABLE OF CONTENTS
Features .............................................................................................. 1
Enhanced Product Features ............................................................ 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Absolute Maximum Ratings ............................................................ 4
ESD Caution...................................................................................4
Pin Configuration and Function Descriptions ..............................5
Interface Schematics .....................................................................6
Typical Performance Charcteristics ................................................7
Outline Dimensions ..........................................................................8
Ordering Guide .............................................................................8
REVISION HISTORY
3/2018—Revision 0: Initial Version
Enhanced Product HMC344ATCPZ-EP
Rev. 0 | Page 3 of 8
SPECIFICATIONS
VEE = −3 V or −5 V, control voltage (VCTL) = 0 V or VEE, case temperature (TCASE) = 25°C, 50 Ω system, unless otherwise noted.
Table 1.
Parameter Symbol Test Conditions/Comments Min Typ Max Unit
FREQUENCY RANGE
f
0.1
8
GHz
INSERTION LOSS
Between RFC and RF1 to RF4 (On) 0.1 GHz to 2 GHz 1.4 2.0 dB
2 GHz to 4 GHz 1.4 2.0 dB
4 GHz to 6 GHz 1.7 2.2 dB
6 GHz to 8 GHz 2.1 2.5 dB
ISOLATION
Between RFC and RF1 to RF4 (Off) 0.1 GHz to 2 GHz 39 43 dB
2 GHz to 4 GHz 33 37 dB
4 GHz to 6 GHz 32 36 dB
6 GHz to 8 GHz 28 32 dB
RETURN LOSS
RFC and RF1 to RF4 (On) 0.1 GHz to 2 GHz 12 16 dB
2 GHz to 4 GHz 12 16 dB
4 GHz to 6 GHz 11 16 dB
6 GHz to 8 GHz 6 11 dB
RF1 to RF4 (Off) 0.1 GHz to 8 GHz 11 16 dB
SWITCHING
Rise and Fall Time tRISE, tFALL 10% to 90% of radio frequency (RF) output 35 ns
On and Off Time tON, tOFF 50% VCTL to 90% of RF output 75 ns
INPUT LINEARITY1 f = 250 MHz to 8 GHz
1 dB Power Compression P1dB VEE = −5 V 23 28 dBm
VEE = −3 V 25 dBm
Third-Order Intercept IP3 10 dBm per tone, 1 MHz spacing
VEE = −5 V 40 44 dBm
VEE = −3 V 44 dBm
SUPPLY VEE pin
Voltage VEE −5 −3 V
Current IEE 2.5 6 mA
DIGITAL CONTROL INPUTS CTLA and CTLB pins
Voltage VCTL
Low VINL VEE = −5 V −3 0 V
VEE = −3 V −1 0 V
High VINH VEE = −5 V −5 −4.2 V
VEE = −3 V −3 −2.2 V
Current ICTL
Low IINL 40 µA
High IINH 0.10 µA
OPERATING TEMPERATURE −55 +125 °C
1 Input linearity performance degrades at frequencies less than 250 MHz.
HMC344ATCPZ-EP Enhanced Product
Rev. 0 | Page 4 of 8
ABSOLUTE MAXIMUM RATINGS
For recommended operating conditions, see Table 1.
Table 2.
Parameter Rating
Negative Supply Voltage (V
EE
)
−7 V
Digital Control Input Voltage Range VEE − 0.5 V to +1 V
RF Input Power (See Figure 2)
f = 250 MHz to 8 GHz, TCASE = 85°C
VEE = −5 V
Through Path 31 dBm
Terminated Path 26.5 dBm
Hot Switching 22 dBm
VEE = −3 V
Through Path 28 dBm
Terminated Path 23.5 dBm
Hot Switching
19 dBm
Temperature
Junction, TJ 150°C
Storage −65°C to +150°C
Reflow 260°C
Junction to Case Thermal Resistance, θJC
Through Path 107°C/W
Terminated Path 137°C/W
Electrostatic Discharge (ESD) Sensitivity
Human Body Model (HBM) 250 V (Class 1A)
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
34
32
18
20
22
24
26
28
30
–60 –40 –20 020 40 60 80 100 120
MAXIMUM INPUT POWER (dBm)
CASE TEMPERATURE (°C)
16637-016
V
EE
= –5V, TERM INAT E D
V
EE
= –3V, TERM INAT E D
V
EE
= –5V, THRO UGH
V
EE
= –3V, THRO UGH
Figure 2. Maximum Input Power vs. Case Temperature Plot
ESD CAUTION
Enhanced Product HMC344ATCPZ-EP
Rev. 0 | Page 5 of 8
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. NIC = N O T I NTERNALLY CONNECTED. THE S E P INS
ARE NOT CO NNE CTED INTE RNALL Y ; HOW E V E R, ALL
DATA SHOW N IN T HIS DAT A S HE E T I S M E AS URE D
WHE N THESE P INS ARE CONNECT E D TO THE RF/DC
GRO UND E X TERNALL Y .
2. EXPOSED PAD. THE EXPOSED PAD MUST BE
CONNECTED TO THE RF /DC G ROUND O F THE P CB.
12
11
10
1
3
49
2
6
5
7
8
16
15
14
13
RF4
NIC
NIC
RF3
RF1
NIC
GND
RFC
GND
NIC
NIC
RF2
GND
VEE
CTLB
CTLA
TOP VIEW
Not t o Scal e
HMC344ATCPZ-EP
16637-002
Figure 3. Pin Configuration
Table 3. Pin Function Descriptions
Pin No. Mnemonic Description
1 RF4 RF4 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential does not equal 0 V dc.
2, 3, 10, 11, 13 NIC Not Internally Connected. These pins are not connected internally; however, all data shown in this data
sheet is measured when these pins are connected to the RF/dc ground externally.
4 RF3 RF3 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential does not equal 0 V dc.
5, 14, 16 GND Ground. These pins connect to the RF/dc ground of the PCB.
6 VEE Negative Supply Voltage Pin.
7 CTLB Control Input 2 Pin. See Table 4 for the control voltage truth table.
8 CTLA Control Input 1 Pin. See Table 4 for the control voltage truth table.
9 RF2 RF2 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential does not equal 0 V dc.
12 RF1 RF1 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential does not equal 0 V dc.
15
RFC
RF Common Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF
line potential does not equal 0 V dc.
EPAD Exposed Pad. The exposed pad must be connected to the RF/dc ground of the PCB.
Table 4. Control Voltage Truth Table
Digital Control Input RF Paths
CTLA CTLB RFC to RF1 RFC to RF2 RFC to RF3 RFC to RF4
High High Insertion loss (on) Isolation (off) Isolation (off) Isolation (off)
Low High Isolation (off) Insertion loss (on) Isolation (off) Isolation (off)
High Low Isolation (off) Isolation (off) Insertion loss (on) Isolation (off)
Low Low Isolation (off) Isolation (off) Isolation (off) Insertion loss (on)
Enhanced Product HMC344ATCPZ-EP
Rev. 0 | Page 7 of 8
TYPICAL PERFORMANCE CHARCTERISTICS
0
–5
–4
–3
–1
–2
012 3 4 5 6 7 98
INSERTION LOSS (dB)
FRE Q UE NCY ( GHz)
+125°C
+25°C
–55°C
16637-015
Figure 7. Insertion Loss vs. Frequency at Various Temperatures,
Between RFC and RF1
33
30
18
21
27
24
01234567 98
INPUT CO M P RE S S IO N ( dBm)
FRE Q UE NCY ( GHz)
P1d B AT +125° C
P1d B AT +25° C
P1d B AT –55°C
P0.1dB AT + 125°C
P0.1dB AT + 25°C
P0.1dB AT –55°C
16637-017
Figure 8. Input Compression vs. Frequency at Various Temperatures,
VEE = −5 V
30
15
18
21
27
24
0 1 2 3 4 5 6 7 98
INPUT CO M P RE S S IO N ( dBm)
FRE Q UE NCY ( GHz)
P1d B AT +125° C
P1d B AT +25° C
P1d B AT –55°C
P0.1dB AT + 125°C
P0.1dB AT + 25°C
P0.1dB AT –55°C
16637-018
Figure 9. Input Compression vs. Frequency at Various Temperatures,
VEE = −3 V
HMC344ATCPZ-EP Enhanced Product
Rev. 0 | Page 8 of 8
OUTLINE DIMENSIONS
3.10
3.00 SQ
2.90
0.30
0.25
0.20
1.80
1.70 SQ
1.60
1
0.50
BSC
BOTTOM VIEWTOP VIEW
SIDE VIEW
16
5
8
9
1213
4
0.05 M AX
0.02 NO M
0.203 REF
0.20 M IN
COPLANARITY
0.08
PIN 1
INDICATOR
0.90
0.85
0.80
0.45
0.40
0.35
FOR PRO P E R CONNECTION O F
THE EXPOSED PAD, REFER TO
THE PIN CO NFI GURATIO N AND
FUNCTION DES CRIPT IO NS
SECTION OF THIS DATA SHEET.
02-23-2017-A
PKG-005376
COM P LIANT T O JEDEC S TANDARDS M O-220-VEED-4
EXPOSED
PAD
PIN 1
INDIC ATOR AREA O P TIO NS
(SEE DETAIL A)
DETAIL A
(JEDEC 95)
SEATING
PLANE
Figure 10. 16-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.85 mm Package Height
(CP-16-51)
Dimensions shown in millimeters
ORDERING GUIDE
Model1 Temperature Range Package Description Package Option
HMC344ATCPZ-EP-PT −55°C to +125°C 16-Lead Lead Frame Chip Scale Package [LFCSP] CP-16-51
HMC344ATCPZ-EP-R7 −55°C to +125°C 16-Lead Lead Frame Chip Scale Package [LFCSP] CP-16-51
1 All models are RoHS compliant parts.
©2018 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D16637-0-3/18(0)
