Q32531011003900 - EPSON ELECTRONICS AMERICA

CY22800

Universal Programmable Clock Generator

(UPCG)

Cypress Semiconductor Corporation • 198 Champion Court • San Jose,CA 95134-1709 • 408-943-2600

Document #: 001-07704 Rev. *B Revised May 25, 2008

Features

■Spre ad Spectrum, VCXO, and Frequency Select

■Input frequency range:

❐Crystal: 8–30 MHz

❐CLKIN: 0.5–100 MHz

■Output frequency:

❐Commercial: 1–200 MHz

❐Industrial: 1–166 MHz

■Integrated phase-locked loop

■Low jitter, high accuracy outputs

■3.3V operat i o n

■8-pin SOIC package

Benefits

■Inventory of only one device, CY22800, is needed in various

applications such as HDTV, STB, DVDR, and so on.

■Multiple predefined configurations that can be progra mmed

into a single chip.

■Eliminates the need for expensive and difficult to use

higher-order crystal.

■High-performance PLL tailored for multiple applications.

■Meets critical timing requirements in complex system designs.

■Enables application compatibility.

■Allows up to three different frequency selects.

Pin Configuration Figure 1. CY22800 8-Pin SOIC

XOUT

PLL

OSC Q

VCO

VDD VSS

ΦCLKC

FS1

FS0

OUTPUT

DIVIDER CLKB

(with modulation control)

XIN/CLKIN

CLKA

FS2

VCXO

Logic Block Diagram

XOUT

CLKB/FS1

VSS

CLKC/FS2/VSS

CLKA/FS0

VDD

XIN/CLKIN

FS0/VCXO

Table 1. Pin Definition

Name Pin Number Description

XIN 1 Reference Input; Crystal or External Clock

VDD 2 3.3V Voltage Supply

FS0/VCXO 3 Frequency Select 0/VCXO Analog Control Voltage[1]

VSS 4 Ground

CLKB/FS1 5 Clock Output B/Frequency Select 1[1]

CLKA/FS0 6 Clock Output A/Frequency Select 0[1]

CLKC/FS2/VSS 7 Clock Output C/Frequency Select 2/VSS[1]

XOUT 8 Reference Output (No Connect when the reference is a clock)

Note

1. Pin definition change s for different configuratio ns. Refer to the specific one-page data sheet for more detai l s.

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 2 of 10

General Description

The CY22800 is a multi-function clock generator that supports

various applications in consumer and communicatio ns markets.

The device uses the Cypress proprietary PLL along with S pread

Spectrum and VCXO technology to make it one of the most

versatile clock synthesizers in the marketplace. The CY22800 is

a field-programmable synthesizer that can be programmed using

an easy-to-use programmer dongle, CY36800, with one of many

predefined configuration files for fast sample generation of

prototype builds. The CY22800 is a reprogrammable device that

can be programmed up to 100 times. The latest configurations

available for this device are summarized in Table 2.

Spread Spectrum Clock Generation (SSCG)

The CY22800 can generate S pread S pectrum Clocks (SSCG) to

reduce EMI found in today’s high-speed digital electronic

systems.

The device uses proprietary Spread Spectrum Clock (SSC)

technology to synthesize and modulate the frequency of the

input clock. By modulating the frequency of the clock, the

measured EMI at the fundamental and harmonic frequencies is

greatly reduced. This reduction in radiated energy can signifi-

cantly reduce the cost of complying with regulatory agency

(EMC) requirements and improve time to market without

degrading system performance.

The CY22800 uses a preprog rammed configuration of memory

arrays to synthesize output frequency and offers eight different

spread percentages (refer to Table 2 – Code numbers -015 to

-022), and an additional option to turn the spread on and off.

For the above-mentioned configurations, the modulation

frequency varies with the reference frequency as follows:

VCXO

One of the key components of the CY22800 device is the VCXO.

The VCXO is used to “pull” the reference crystal higher or lower

in order to lock the system frequency to an external source. This

is ideal for applications where the output frequency needs to

track along with an external reference frequency that is

constantly shifting.

A special pullable crystal must be used in order to have adequate

VCXO pull range. Pullable Crystal specifications are included in

this data sheet.

VCXO Profile

Figure 2 shows an example of what a VCXO profile looks like.

The analog voltage input is on the X-axis and the PPM range is

on the Y-axis. An increase in the VCXO input voltage results in a

corresponding increase in the output frequency. This has the

effect of moving the PPM from a negative to positive offset.

Figure 2. VCXO Profile

1000

mod ref

-200

-150

-100

-50

100

150

200

00.511.522.533.5

VCX O input [V]

Tuning [ppm]

Table 2. CY22800 Configur ations

Code # Code name Input Freq. (MHz) Output Freq. (MHz) SS VCXO

Commercial Temperature Range

CY22800-001A X2 Multiplier CLKIN: 0.5–100

XTAL: 8–30 CLKA: 1–200 or REFOUT N N

CY22800-002A X3 Multiplier CLKIN: 0.5–66.66

XTAL: 8–30 CLKA: 1.5–200 or REFOUT N N

CY22800-003A X4 Multiplier CLKIN: 0.5–50

XTAL: 8–30 CLKA: 2–200 or REFOUT N N

CY22800-004A X5 Multiplier CLKIN: 0.5–40

XTAL: 8–30 CLKA: 2.5–200 or REFOUT N N

CY22800-005A X6 Multiplier CLKIN: 0.5–33.33

XTAL: 8–30 CLKA: 3–200

CLKB: REFOUT NN

CY22800-006A X8 Multiplier CLKIN: 0.5–25

XTAL: 8–25 CLKA: 4–200

CLKB: REFOUT NN

CY22800-007A Clock multiplier for consumer & co mmu nication applications 14.318[2] CLKA: 33.33, 66.66, 50, 75, 80, 100, 133.33

See D/S NN

CY22800-008A Clock multiplier for consumer & co mmu nication applications 14.318[2] CLKA: 12, 24, 48, 60, 62.5, 106.25, 125

See D/S NN

Note

2. Fixed CLKIN/Xtal frequency. Refer to the one page data sheet corresponding to the Code # for detailed input and output ranges.

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 3 of 10

CY22800-009A Clock multiplier for consumer & co mmunication applications 20[2] CLKA: 33.33, 66.66, 50, 75, 80, 100, 133.33

See D/S NN

CY22800-010A Clock multiplier for consumer & co mmunication applications 20[2] CLKA: 12, 24, 48, 60, 62.5, 106.25, 125

See D/S NN

CY22800-011A Clock multiplier for consumer & communication applications 25[2] CLKA: 33.33, 66.66, 50, 75, 80, 100, 133.33

See D/S NN

CY22800-012A Clock multiplier for consumer & co mmunication applications 25[2] CLKA: 12, 24, 48, 60, 62.5, 106.25, 125

See D/S NN

CY22800-013A Clock multiplier for consumer & co mmunication applications 27[2] CLKA: 33.33, 66.66, 50, 75, 80, 100, 133.33

See D/S NN

CY22800-014A Clock multiplier for consumer & co mmunication applications 27[2] CLKA: 12, 24, 48, 60, 62.5, 106.25, 125

See D/S NN

CY22800-015A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.0 CLKA: REF (spread ±0.25% or off)

CLKB: REF or REF/2 (spread ±0.25% or off) YN

CY22800-016A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.1 CLKA: REF (spread ±0.5% or off)

CLKB: REF or REF/2 (spread ±0.5% or off) YN

CY22800-017A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.0 CLKA: REF (spread ±0.75% or off)

CLKB: REF or REF/2 (spread ±0.75% or off) YN

CY22800-018A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.3 CLKA: REF (spread ±1.0% or off)

CLKB: REF or REF/2 (spread ±1.0% or off) YN

CY22800-019A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.0 CLKA: REF (spread ±1.25% or off)

CLKB: REF or REF/2 (spread ±1.25% or off) YN

CY22800-020A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.0 CLKA: REF (spread ±1.5% or off)

CLKB: REF or REF/2 (spread ±1.5% or off) YN

CY22800-021A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.1 CLKA: REF (spread ±1.75% or off)

CLKB: REF or REF/2 (spread ±1.75% or off) YN

CY22800-022A Spread spectrum for consumer and communicatio n applications CLKIN: 25.0–100.0

XTAL: 25.0–30.0 CLKA: REF (spread ±2.0% or off)

CLKB: REF or REF/2 (spread ±2.0% or off) YN

CY22800-023A MPEG-2 clock generator f or DTV and STB w/ VCXO XTAL: 13.5 CLKA: 27

CLKB: 54

CLKC: 27

CY22800-024A MPEG-2 clock generator f or DTV and STB w/ VCXO XTAL: 13.5 CLKA:13.5

CLKB: 54

CLKC: 27

CY22800-025A MPEG-2 clock generator for DTV and STB w/ VCXO XTAL: 13.5/27.0

(Selectable) CLKB: 27, 27 N Y

CY22800-026A MPEG-2 clock generator for DTV and STB w/ VCXO XTAL: 13.5/27.0

(Selectable) CLKB: 27, 27

CLKC: 27, 27 NY

CY22800-027A MPEG-2 clock generator f or DTV and STB w/ VCXO XTAL: 27 CLKB: 27, 27

CLKC: 27, 27.027 (–1 ppm) NY

CY22800-028A MPEG-2 clock generator f or DTV and STB w/ VCXO XTAL: 27 CLKB: 27, 27

CLKC: 27, 27.027 (0 ppm) NY

CY22800-029A HDTV, STB clock generator (USB/Ethernet/iLink clock) XTAL/CLKIN: 27 CLKA: 24.576, 25, 20, 48

CLKB: 27 NN

CY22800-030A HDTV, STB clock generator

(Ethernet/PCI/Microprocessor clock) XTAL/CLKIN: 27 CLKA: 25, 20

CLKB: 27

CLKC 33.33, 66.66

CY22800-031A HDTV, STB clock generator (PCI/Microprocessor clock) XTAL/CLKIN: 48 CLKA: 33.33, 66.66, 100, 133.33

CLKB: 48 NN

CY22800-032A HDTV, STB clock generator (pixel clocks) XTAL/CLKIN: 27 CLKA: 74.25, 74.175824, 148.5, 148.351648

CLKB: 27 NN

CY22800-033A Audio clock generator for HDTV & STB (256fs) XTAL/CLKIN: 27 CLKA: (32K, 44.1K, 48K) X 256

CLKB: 27 NN

CY22800-034A Audio clock generator for HDTV & STB (384fs) XTAL/CLKIN: 27 CLKA: (32K, 44.1K, 48K) X 384

CLKB: 27 NN

CY22800-035A Audio clock generator for HDTV & STB (512fs) XTAL/CLKIN: 27 CLKA: (32K, 44.1K, 48K) X 512

CLKB: 27 NN

CY22800-036A Audio clock generator for HDTV & STB (768fs) XTAL/CLKIN: 27 CLKA: (32K, 44.1K, 48K) X 768

CLKB: 27 NN

CY22800-037A Spread spectrum clock generator for PCI and ASIC XTAL/CLKIN:

14.31818 CLKA: 33.33, 66.66, 100, 133.33

(–0.5% or off) YN

CY22800-038A Spread spectrum clock generator for PCI and ASIC XTAL/CLKIN:

14.31818 CLKA: 33.33, 66.66, 100, 133.33

(–1.0% or off) YN

Table 2. CY22800 Configur ations (continued)

Code # Code name Input Freq. (MHz) Output Freq. (MHz) SS VCXO

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 4 of 10

CY22800-039A Spread spectrum clock generator for PCI and ASIC XTAL/CLKIN:

14.31818 CLKA: 33.33, 66.66, 100, 133.33

(±0.25% or off) YN

CY22800-040A Spread spectrum clock generator for PCI and ASIC XTAL/CLKIN:

14.31818 CLKA: 33.33, 66.66, 100, 133.33

(±0.5% or off ) YN

CY22800-041A Spread spectrum clock generator for Audio / Video Applications XTAL/CLKIN: 27 CLKA: 33, 66 ( spread –0.5% or off)

CLKB: 27 YN

CY22800-042A Spread spectrum clock generator for Audio / Video Applications XTAL/CLKIN: 27 CLKA: 33, 66 ( spread –1.0% or off)

CLKB: 27 YN

CY22800-043A Spread spectrum clock generator for Audio / Video Applications XTAL/CLKIN: 27 CLKA: 33, 66 (sp read ±0.25% or off)

CLKB: 27 YN

CY22800-044A Spread spectrum clock generator for Audio / Video Applications XTAL/CLKIN: 27 CLKA: 33, 66 (sp read ±0.5% or off)

CLKB: 27 YN

CY22800-045A Spread spectrum clock generator with Multiplier option CLKIN: 35–100 CLKA: 1x, 2x, 4x or /2 (spread –0.5%)

CLKB: REFOUT YN

CY22800-046A Spread spectrum clock generator with Multiplier option CLKIN: 35–100 CLKA: 1x, 2x, 4x or /2 (spread –1.0%)

CLKB: REFOUT YN

CY22800-047A Spread spectrum clock generator with Multiplier option CLKIN: 35–100 CLKA: 1x, 2x, 4x or /2 (spread –1.5%)

CLKB: REFOUT YN

CY22800-048A Spread spectrum clock generator with Multiplier option CLKIN: 35–100 CLKA: 1x, 2x, 4x or /2 (spread –2.0%)

CLKB: REFOUT YN

CY22800-049A Spread spectrum clock generator with Multiplier option CLKIN: 35–100 CLKA: 1x, 2x, 4x or /2 (spread –2.5%)

CLKB: REFOUT YN

CY22800-050A Spread spectrum clock generator for PCI and ASIC XTAL/CLKIN:

14.31818 CLKA: 33.33, 66.66, 100, 133.33

(–1.5% or off) YN

CY22800-051A X10 Multiplier CLKIN: 0.5–20 XTAL:

8–20 CLKA: 5–200

CLKB: REFOUT NN

CY22800-052A X12 Multiplier CLKIN: 0.5–16.66

XTAL: 8–16.66 CLKA: 6–200.0

CLKB: REFOUT NN

CY22800-053A X15 Multiplier CLKIN: 0.5–13.33

XTAL: 8–13.33 CLKA: 7.5–200

CLKB: REFOUT NN

CY22800-054A X20 Multiplier CLKIN: 0.5–10 XTAL:

8–10 CLKA: 10–200

CLKB: REFOUT NN

CY22800-055A X25 Multiplier CLKIN: 0.5–8

XTAL: 8 CLKA: 12.5–200

CLKB: REFOUT NN

CY22800-056A 2/3 Multiplier CLKIN: 2.5–133

XTAL: 8–30 CLKA: 1.67–88.67

CLKB: REFOUT NN

CY22800-057A 4/3 Multiplier CLKIN: 2–100

XTAL: 8–30 CLKA: 2.66–133.33

CLKB: REFOUT NN

CY22800-058A 3/4 Multiplier CLKIN: 3.5–133

XTAL: 8–30 CLKA: 2.625–99.75

CLKB: REFOUT NN

CY22800-059A 3/2 Multiplier CLKIN: 1.5–133

XTAL: 8–30 CLKA: 2.25–199.5

CLKB: REFOUT NN

CY22800-060A 2/5 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 2–53.2

CLKB: REFOUT NN

CY22800-061A 3/5 Multiplier CLKIN: 3.5–133

XTAL: 8–30 CLKA: 2.1–80

CLKB: REFOUT NN

CY22800-062A 5/6 Multiplier CLKIN: 3–80

XTAL: 8–30 CLKA: 2.5– 66.67

CLKB: REFOUT NN

CY22800-063A 6/5 Multiplier CLKIN: 2–66.67

XTAL: 8–30 CLKA: 2.4–80

CLKB: REFOUT NN

CY22800-064A 5/8 Multiplier CLKIN: 2.5–80 XTAL:

8–30 CLKA: 1.56–50

CLKB: REFOUT NN

CY22800-065A 8/5 Multiplier CLKIN: 2–50

XTAL: 8–30 CLKA: 3.2–80

CLKB: REFOUT NN

CY22800-066A Spread spectrum clock generator for Audio / Video Applications XTAL/CLKIN: 27 CLKA: 33, 66 ( spread –1.5% or off)

CLKB: 27 YN

CY22800-067A 5/4 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 6–166

CLKB: REFOUT NN

CY22800-068A 4/5 Multiplier CLKIN: 5–33

XTAL: 8–30 CLKA: 4–106

CLKB: REFOUT NN

CY22800-069A 66/64 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 5–137

CLKB: REFOUT NN

Table 2. CY22800 Configur ations (continued)

Code # Code name Input Freq. (MHz) Output Freq. (MHz) SS VCXO

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 5 of 10

CY22800-070A 64/66 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 5–129

CLKB: REFOUT NN

CY22800-071A 255/238 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 5–142

CLKB: REFOUT NN

CY22800-072A 238/255 Multiplier CLKIN: 5–133

XTAL: 8–30 CLKA: 5–124

CLKB: REFOUT NN

CY22800-073A 3-Output Fanout Buffer CLKIN: 1–133

XTAL: 8–30 CLKA = CLKB = CLKC: REFOUT N N

CY22800-074A X2 Multiplier with Fanout and REFOUT CLKIN: 9–100

XTAL: 9–30 CLKA = CLKC: 18–200

CLKB: REFOUT NN

CY22800-075A X3 Multiplier with Fanout and REFOUT CLKIN: 6–66

XTAL: 8–30 CLKA = CLKC: 18–200

CLKB: REFOUT NN

CY22800-076A X4 Multiplier with Fanout and REFOUT CLKIN: 5–50

XTAL: 8–30 CLKA = CLKC: 20–200

CLKB: REFOUT NN

CY22800-077A /2 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.25–66.5

CLKB = CLKC: 0.25–66.5 or off NN

CY22800-078A /3 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.17–44.3

CLKB = CLKC: 0.17–44.3 or off NN

CY22800-079A /4 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.125–33.25

CLKB = CLKC: 0.125–33.25 or off NN

CY22800-080A /5 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.1–26.6

CLKB = CLKC: 0.1–26.6 or off NN

CY22800-081A /6 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.083–22.2

CLKB = CLKC: 0.083–22.2 or off NN

CY22800-082A /7 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.071–19

CLKB = CLKC: 0.071–19 or of f NN

CY22800-083A /8 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.063–16.6

CLKB = CLKC: 0.063–v16.6 or off NN

CY22800-084A /9 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.056–14.8

CLKB = CLKC: 0.056–14.8 or off NN

CY22800-085A /10 Clock Divider CLKIN: 0.5–133

XTAL: 8–30 CLKA: 0.05–13.3

CLKB = CLKC: 0.05–13.3 or off NN

Industrial Temperature Range

CY22800-115A Spread spectrum for consumer and communication applications CLKIN: 25– 82.5

XTAL: 25–30 CLKA: REF (spread ±0.25% or off)

CLKB: REF or REF/2 (spread ±0.25% or off) YN

CY22800-116A Spread spectrum for consumer and communication applications CLKIN: 25–82.5

XTAL: 25–30 CLKA: REF (spread ±0.5% or of f)

CLKB: REF or REF/2 (spread ±0.5% or off) YN

CY22800-117A Spread spectrum for consumer and communication applications CLKIN: 25–82.5

XTAL: 25 - 30 CLKA: REF (spread ±0.75% or off)

CLKB: REF or REF/2 (spread ±0.75% or off) YN

CY22800-118A Spread spectrum for consumer and communication applications CLKIN: 25–82.5

XTAL: 25–30 CLKA: REF (spread ±1.0% or of f)

CLKB: REF or REF/2 (spread ±1.0% or off) YN

CY22800-119A Spread spectrum for consumer and communication applications CLKIN: 25–82.5

XTAL: 25–30 CLKA: REF (spread ±1.25% or off)

CLKB: REF or REF/2 (spread ±1.25% or off) YN

CY22800-120A Spread spectrum for co nsumer and communication applications CLKIN: 25–82.5

XTAL: 25–30 CLKA: REF (spread ±1.5% or of f)

CLKB: REF or REF/2 (spread ±1.5% or off) YN

CY22800-121A Spread spectrum for co nsumer and communication applications CLKIN: 25–82.5

XTAL: 25–30 CLKA: REF (spread ±1.75% or off)

CLKB: REF or REF/2 (spread ±1.75% or off) YN

CY22800-145A Spread spectrum clock generator with Multiplier option CLKIN: 35–82.5 CLKA: 1x, 2x, 4x or /2 (spread –0.5%)

CLKB: REFOUT YN

CY22800-146A Spread spectrum clock generator with Multiplier option CLKIN: 35–82.5 CLKA: 1x, 2x, 4x or /2 (spread –1.0%)

CLKB: REFOUT YN

CY22800-147A Spread spectrum clock generator with Multiplier option CLKIN: 35–82.5 CLKA: 1x, 2x, 4x or /2 (spread –1.5%)

CLKB: REFOUT YN

CY22800-148A Spread spectrum clock generator with Multiplier option CLKIN: 35–82.5 CLKA: 1x, 2x, 4x or /2 (spread –2.0%)

CLKB: REFOUT YN

CY22800-151A X10 Multiplier CLKIN: 0.5–16.5

XTAL: 8–16.5 CLKA: 5–165

CLKB: REFOUT NN

CY22800-152A X12 Multiplier CLKIN: 0.5–13.75

XTAL: 8–13.75 CLKA: 6–165

CLKB: REFOUT NN

CY22800-153A X15 Multiplier CLKIN: 0.5–1 1 XT AL:

8–11 CLKA: 7.5–165

CLKB: REFOUT NN

CY22800-154A X20 Multiplier CLKIN: 0.5–8.25

XTAL: 8–8.25 CLKA: 10–165

CLKB: REFOUT NN

Table 2. CY22800 Configur ations (continued)

Code # Code name Input Freq. (MHz) Output Freq. (MHz) SS VCXO

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 6 of 10

Cypress offers a wide range of programmable clock synthesizers that can be used to generate any other frequencies not covered by

the CY22800. Table 3 summariz es all Cypress programmable devices including CY22800.

CY22800-155A X25 Multiplier CLKIN: 0.5–6.6

XTAL: 8–6.6 CLKA: 12.5–165

CLKB: REFOUT NN

CY22800-156A 2/3 Multiplier CLKIN: 2.5–82.5

XTAL: 8–30 CLKA: 1.67–55

CLKB: REFOUT NN

CY22800-157A 4/3 Multiplier CLKIN: 1.5–82.5

XTAL: 8–27.5 CLKA: 2–110

CLKB: REFOUT NN

CY22800-158A 3/4 Multiplier CLKIN: 3.5–110

XTAL: 8–30 CLKA: 2.625–82.5

CLKB: REFOUT NN

CY22800-159A 3/2 Multiplier CLKIN: 1.5–110

XTAL: 8–27.5 CLKA: 2.25–165

CLKB: REFOUT NN

CY22800-160A 2/5 Multiplier CLKIN: 5–133

XTAL: 8 - 30 CLKA: 2–53.2

CLKB: REFOUT NN

CY22800-161A 3/5 Multiplier CLKIN: 3.5–110

XTAL: 8–30 CLKA: 2.1–66

CLKB: REFOUT NN

CY22800-162A 5/6 Multiplier CLKIN: 3–66

XTAL: 8–30 CLKA: 2.5–55

CLKB: REFOUT NN

CY22800-163A 6/5 Multiplier CLKIN: 2–55

XTAL: 8–30 CLKA: 2.4–66

CLKB: REFOUT NN

CY22800-164A 5/8 Multiplier CLKIN: 2.5–80 XTAL:

8–30 CLKA: 1.56–50

CLKB: REFOUT NN

CY22800-165A 8/5 Multiplier CLKIN: 2–41.25

XTAL: 8–30 CLKA: 3.2–66

CLKB: REFOUT NN

Table 3. Cypress Programmabl e Clocks[3]

Part # No. of PLL Input Freq. Output

Freq. Package No. of Out-

puts Spread

Spectrum VCXO I2C

CY22800 1 0.5–100 1–200 8-SOIC up to 3 Yes Yes No

CY22801 1 0.5–133 1–200 8-SOIC up to 3 No No No

CY22050 1 1–133 0.08–200 16-TSSOP up to 6 No No No

CY22150 1 1–133 0.08–200 16-TSSOP up to 6 No No Yes

CY25100 1 8–166 3–200 8-SOIC/TSSOP up to 2 Yes No No

CY25200 1 3–166 3–200 16-TSSOP up to 6 Yes No No

CY241V08 1 27/13.5 27/13.5 8-SOIC up to 2 No Yes No

CY22392 3 1–166 1–200 16-TSSOP up to 6 No No No

CY22381 3 1–166 1–200 8-SOIC up to 3 No No No

CY22393 3 1–166 1–200 16-TSSOP up to 6 No No Yes

CY22394/5 3 1–166 1–200 16-TSSOP up to 5 No No No

CY22388/89/91 4 1–100 4.2–166 16/20-TSSOP,

32-QFN up to 8 No Yes No

Table 2. CY22800 Configur ations (continued)

Code # Code name Input Freq. (MHz) Output Freq. (MHz) SS VCXO

Note

3. CY3672 can be used to program the clock devices listed in “Cypress Programmable Clocks[3]” on page 6

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 7 of 10

Absolute Maximum Conditions

Parameter Description Min Max Unit

VDD Supply Voltage –0.5 4.6 V

TSStorage Temperature –65 125 °C

TJJunction Temperature – 125 °C

Digital Inputs VSS – 0.3 VDD + 0.3 V

Digital Outputs referred to VDD VSS – 0.3 VDD + 0.3 V

Electro-Static Discharge 2 – kV

Recommended Operating Conditions

Parameter Description Min Typ Max Unit

VDD Operating Voltage 3.14 3.3 3.47 V

TAAmbient Temperature, Commercial Grade 0 – 70 °C

Ambient Temperature, Industrial Gra de –40 – 85 °C

CLOAD Max. Load Capacitance on the CLK output – – 15 pF

fREF[4] Reference Frequency 0.5 – 100 MHz

tPU Power up time for all VDDs to reach minimum specified voltage (power ramps must

be monotonic) 0.05 – 500 ms

Pullable Crystal S pecifications for VCXO Application ONLY

Parameter Name Min Typ Max Unit

CLNOM Crystal Load Capacitance – 14 – pF

R1Equivalent Series Resistance – – 25 Ω

R3/R1Ratio of Third Overtone Mode ESR to Fundamental Mode ESR. Ratio used

because typical R1 va lues are much less than the maximum spec 3–––

DL Crystal Drive Level. No external series resistor assumed – 0.5 2 mW

F3SEPHI Third overtone separation from 3*FNOM (High Side) 300 – – ppm

F3SEPLO Third overtone separation from 3*FNOM (Low Side) – – –150 ppm

C0 Crystal shunt capacitance 7pF

C0/C1 Ratio of Shunt to motional capacitance 180 – 250

C1Crystal motional capacitance 14.4 18 21.6 fF

Recommended Crystal Specifications fo r ALL other Applications

Parameter Name Description Min Typ Max Unit

FNOM Nominal Crystal Frequency Parallel resonance, fundamental mode, and

AT cut 8–30MHz

CLNOM Nominal Load Capacitance – 12 – pF

R1Equivalent Series Resistance

(ESR) Fundamental mode – 35 50 Ω

DL Cryst al Drive Level No external series resistor assumed – 0.5 2 mW

Note

4. Configuration dependent, see the one-p age documents.

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 8 of 10

Test Circuit

Figure 3. Test Circuit Diagram

Timing Definitions

Figure 4. Duty Cycle Definition; DC = t2/t1

Figure 5. Rise and Fall Time Definitions

DC Electrical Specifications

Parameter Name Description Min Typ. Max Unit

IOH Output High Current VOH = VDD – 0.5, VDD = 3.3V (source) 12 24 – mA

IOL Output Low Current VOL = 0.5, VDD = 3.3V (sink) 12 24 – mA

CIN1 Input Capacitance All input pins except XIN and XOUT – – 7 pF

CIN2 Input Capacitance XIN and XOUT pins for non-VCXO applications – 24 – pF

IIH Input High Current VIH = VDD –510μA

IIL Input Low Current VIL = 0V – – 50 μA

fΔXO VCXO Pullability Range ±150 – ppm

VVCXO VCXO In put Range 0 – VDD V

VIH Input High Voltage CMOS levels, 70% of VDD 0.7 – – VDD

VIL Input Low Voltage CMOS levels, 30% of VDD ––0.3V

AC Electrical Characteristics (VDD = 3.3V)

Parameter Name Description Min Typ. Max Unit

DC Output Duty Cycle Duty Cycle is defined in Figure 4, 50% of VDD 45 50 55 %

t3Rising Edge Slew Rate Output Clock Rise Time, 20% - 80% of VDD 0.8 1.4 – V/ns

t4Falling Edge Slew Rate Output Clock Fall Time, 80% - 20% of VDD 0.8 1.4 – V/ns

t10 PLL Lock Time – – 3 ms

0.1μF

VDD CLKout

CLOAD

GND

OUTPUTS

CLK 50% 50%

CLK

80%

20%

[+] Feedback

CY22800

Document #: 001-07704 Rev. *B Page 9 of 10

Package Diagram

Figure 6. 8-Lead (150-Mil) SOIC S8

Ordering Information

Ordering Code Package Type Operating Ran ge Operating Voltage

CY22800FXC[5] 8-Pin SOIC Commercial 3.3V

CY22800FXCT[5] 8-Pin SOIC–Tape and Reel Commercial 3.3V

CY22800FXI[5] 8-Pin SOIC Industrial 3.3V

CY22800FXIT[5] 8-Pin SOIC–Tape and Reel Industrial 3.3V

CY22800KFXC 8-Pin SOIC Commercial 3.3V

CY22800KFXCT 8-Pin SOIC–Tape and Reel Commercial 3.3V

CY22800KFXI 8-Pin SOIC Industrial 3.3V

CY22800KFXIT 8-Pin SOIC–Tape and Reel Industrial 3.3V

SEATING PLANE

PIN1ID

0.230[5.842]

0.244[6.197]

0.157[3.987]

0.150[3.810]

0.189[4.800]

0.196[4.978]

0.050[1.270]

BSC

0.061[1.549]

0.068[1.727]

0.004[0.102]

0.0098[0.249]

0.0138[0.350]

0.0192[0.487]

0.016[0.406]

0.035[0.889]

0.0075[0.190]

0.0098[0.249]

1. DIMENSIONS IN INCHES[MM] MIN.

MAX.

0°~8°

0.016[0.406]

0.010[0.254] X 45°

2. PIN 1 ID IS OPTIONAL,

ROUND ON SINGLE LEADFRAME

RECTANGULAR ON MATRIX LEADFRAME

0.004[0.102]

3. REFERENCE JEDEC MS-012

PART #

S08.15 STANDARD PKG.

SZ08.15 LEAD FREE PKG.

4. PACKAGE WEIGHT 0.07gms

51-85066-*C

Note

5. Not recommended for new designs.

[+] Feedback

Document #: 001-07704 Rev. *B Revised May 25, 2008 Page 10 of 10

All products and company names mentioned in this document may be the trademarks of their respective holders.

CY22800

any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypre ss prod uc ts are n ot war r ant ed no r inte nd ed to be used fo r

medical, life supp or t, l if e savin g, cr it ical control or saf ety ap pl ic at io ns, unless pursuant to a n express written ag re em en t with Cypress. Furthermor e, Cyp ress doe s not author iz e its products for use as

critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypr ess products in life-support systems

application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protect ion (Unit ed States and fore ign),

United S t ates copyright laws and international treaty provis ions. Cyp ress he reby gr ant s to l icense e a pers onal, no n-excl usive , non-tr ansfer able license to copy, use, modify, create deri vative works of ,

and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjuncti on with a Cypress

integrated circui t as specified in the applicab le agreement. Any r eproduction, mod ification, translati on, compilatio n, or represent ation of this Sour ce Code except a s specified abo ve is prohibit ed without

the express written permis sion of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES

OF MERCHANTA BILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials descr ibed herein. Cypress does n ot

assume any liabil ity ar ising ou t of the a pplic ation or use o f any pr oduct or circ uit descri bed herein . Cypress d oes not a uthor ize its p roducts fo r use as critical componen ts in life-su pport systems whe re

a malfuncti on or failure may reason ably be expected to res ult in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer

assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office

closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com

Clocks & Buffers clocks.cypress.com

Wireless wireless.cypress.com

Memories memory.cypress.com

Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions

Low Power/Low Voltage psoc.cypress.com/low-power

Precision Analog psoc.cypress.com/precision-analog

LCD Drive psoc.cypress.com/lcd-drive

CAN 2.0b psoc.cypress.com/can

USB psoc.cypress.com/usb

Document History Page

Document Title: CY22800 Universal Progr ammable Clock Generator (UPCG)

Document Number: 001-07704

REV. ECN NO. Orig. of

Change Submission

Date Description of Change

** 478688 KKVTMP 07/10/2006 New data sheet

*A 1063800 KKVTMP 05/20/2007 Add industrial temp opti on

Add CY22801 to Table 2

Correct reprogrammability statement

Update Tab le 1 (CY22800 Configurations)

Corrected units for VCXO crystal C1

*B 2440628 AESA 05/25/2008 Updated template. Updated note 3. Added Note “Not recommended

for new designs.”

Added part number CY22800FXCT, CY22800FXIT, CY22800KFXC,

CY22800KFXCT, CY228 00KFXI, and CY22800KFXIT in ordering

information table.

[+] Feedback