ALLIANCE SEMICONDUCTOR
High Performance
8K×8
CMOS SRAM
AS7C164
AS7C164L
®
8K×8 CMOS SRAM (Common I/O)
Features
Organization: 8,192 words × 8 bits
•High speed
- 8/10/12/15/20 ns address access time
- 3/3/3/4/5 ns output enable access time
Low power consumption
- Active: 633 mW max (10 ns cycle)
- Standby:11 mW max, CMOS I/O
1.1 mW max, CMOS I/O, L version
Very low DC component in active power
2.0V data retention (L version)
Equal access and cycle times
Very fast 3 ns output enable access time
Easy memory expansion with CE1, CE2, OE inputs
TTL-compatible, three-state I/O
28-pin JEDEC standard packages
300 mil PDIP and SOJ
ESD protection > 2000 volts
Latch-up current > 200 mA
Logic block diagram
A
5
A
0
128×64×8
Array
(65,536)
Input buffer
A1
A2
A3
A4
A10
A11
A12
A
6A
7A
8A
9
I/O0
I/O7
Vcc
GND
OE
CE1
WE
Column decoder
Row decoder
Control
Circuit
Sense amp
CE2
Pin arrangement
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
WE
CE2
A8
A9
A11
OE
A10
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
DIP, SOJ
16
15
AS7C164
Selection guide
7C164-8 7C164-10 7C164-12 7C164-15 7C164-20 Unit
Maximum address access time 8 10 12 15 20 ns
Maximum output enable access time 3 3 3 4 5 ns
Maximum operating current 120 115 110 100 90 mA
Maximum CMOS standby current 2.0 2.0 2.0 2.0 2.0 mA
L - 0.2 0.2 0.2 0.2 mA
AS7C164
AS7C164L
2
Functional description
The AS7C164 is a high performance CMOS 65,536-bit Static Random Access Memory (SRAM) organized as 8,192 words × 8
bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times (tAA, tRC, tWC) of 8/10/12/15/20 ns with output enable access times (tOE) of 3/3/3/4/
5 ns are ideal for high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion
with multiple-bank memory systems.
When CE1 is HIGH or CE2 is LOW the device enters standby mode. The standard AS7C164 is guaranteed not to exceed 11.0
mW power consumption in standby mode; the L version is guaranteed not to exceed 1.1 mW, and typically requires only 250
µW. The L version also offers 2.0V data retention, with maximum power of 120 µW.
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-
I/O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid
bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write
enable (WE).
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE)
HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable
is inactive, or write enable is active, output drivers stay in high-impedance mode.
All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C164 is packaged in all
high volume industry standard packages.
Absolute maximum ratings
NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and func-
tional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect reliability.
Truth table
Key: X = Don’t Care, L = LOW, H = HIGH
Parameter Symbol Min Max Unit
Voltage on any pin relative to GND Vt–0.5 +7.0 V
Power dissipation PD–1.0W
Storage temperature (plastic) Tstg –55 +150 oC
Temperature under bias Tbias –10 +85 oC
DC output current Iout –20mA
CE1 CE2 WE OE Data Mode
HXXXHigh ZStandby (I
SB, ISB1)
XLXXHigh ZStandby (I
SB, ISB1)
L H H H High Z Output disable
LHHLD
out Read
LHLXD
in Write
AS7C164
AS7C164L
3
Recommended operating conditions Applicable to all portions of this specification unless otherwise noted.
DC operating characteristics
Capacitance f = 1 MHz, Ta = room temperature
Key to switching waveforms
* VIL min = –3.0V for pulse width less than tRC/2.
Parameter Symbol Min Typ Max Unit
Supply voltage VCC 4.5 5.0 5.5 V
GND 0.0 0.0 0.0 V
Input voltage VIH 2.2 VCC+1 V
VIL –0.5*–0.8V
Ambient operating temperature Ta0–70
Parameter Symbol Test Conditions
-8 -10 -12 -15 -20
UnitMin Max Min Max Min Max Min Max Min Max
Input leakage
current |ILI|VCC = Max,
Vin = GND to VCC –1–1–1–1–1µA
Output
leakage
current |ILO|CE1 = VIH or CE2 = VIL,
VCC = Max,
Vout = GND to VCC
–1–1–1–1–1µA
Operating
power
supply
current
ICC CE1 = VIL, CE2 = VIH,
f = fmax, Iout = 0 mA
–120–115–110–100– 90mA
L 110 110 105 95 95 mA
Standby
power
supply
current
ISB CE1 = VIH or CE2 = VIL,
f = fmax
–40–35–30–25–25mA
L–30–30–25–20–20mA
I
SB1
CE1 VCC–0.2V or CE2
0.2V,
Vin 0.2V or Vin VCC
0.2V, f = 0
–2.0–2.0–2.0–2.0–2.0mA
L 0.2 0.2 0.2 0.2 0.2 mA
Output
voltage
VOL IOL = 8 mA, VCC = Min –0.4–0.4–0.4–0.4–0.4V
V
OH IOH = –4 mA, VCC = Min 2.4 2.4 2.4 2.4 2.4 V
Parameter Symbol Signals Test Conditions Max Unit
Input Capacitance CIN A, CE1, CE2, WE, OE Vin = 0V 5 pF
I/O Capacitance CI/O I/O Vin = Vout = 0V 7 pF
AAAA
A
AAA
AAAA
AAA
AA
A
AAA
Undefined output/don’t care
AAAA
A
AAA
AAAA
AAA
AA
A
AAA
Falling input
AAAA
A
AAA
AAAA
AAA
AA
A
AAA
Rising input
AS7C164
AS7C164L
4
Read cycle
Timing waveform of read cycle 1 3, 6, 7, 9, 12 Address controlled
Timing waveform of read cycle 2 3, 6, 8, 9, 12 CE1 and CE2 controlled
Parameter Symbol
-8 -10 -12 -15 -20
Unit NotesMin Max Min Max Min Max Min Max Min Max
Read cycle time tRC 8 10 12 15 20 ns
Address access time tAA 8 10 12 15 20 ns 3
Chip enable (CE1) access time tACE1 8 10 12 15 20 ns 3, 12
Chip enable (CE2) access time tACE2 8 10 12 15 20 ns 3, 12
Output enable (OE) access time tOE –3–3–3–4–5ns
Output hold from address change tOH 3–3–3–3–3–ns
5
CE1 LOW to output in low Z tCLZ1 3–3–3–3–3–ns
4, 5, 12
CE2 HIGH to output in low Z tCLZ2 3–3–3–3–3–ns4, 5, 12
CE1 HIGH to output in high Z tCHZ1 –3–3–3–4–5ns
4, 5, 12
CE2 LOW to output in high Z tCHZ2 –3–3–3–4–5ns
4, 5, 12
OE LOW to output in low Z tOLZ 0–0–0–0–0–ns4, 5
OE HIGH to output in high Z tOHZ –3–3–3–4–5ns
4, 5
Power up time tPU 0–0–0–0–0–ns
4, 5, 12
Power down time tPD 8 10 12 15 20 ns 4, 5, 12
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
A
A
A
A
A
Address
Dout Data Valid
tOH
tAA
tRC
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
A
A
A
A
current
Supply
CE2
OE
Dout
tOE
tOLZ
tACE1, tACE2 tCHZ1, tCHZ2
tCLZ1, tCLZ2
tPU
tPD ICC
ISB
50% 50%
tOHZ
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAA
AAA
AAA
AAA
AAA
Data Valid
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
A
A
A
A
A
tRC1
CE1
AS7C164
AS7C164L
5
Write cycle
Timing waveform of write cycle 1 10, 11, 12 WE controlled
Timing waveform of write cycle 2 10, 11, 12 CE1 and CE2 controlled
Parameter Symbol
-8 -10 -12 -15 -20
Unit NotesMin Max Min Max Min Max Min Max Min Max
Write cycle time tWC 8 10 12 15 20 ns
Chip enable (CE1) to write end tCW1 7–8–9–1012ns12
Chip enable (CE2) to write end tCW2 7–8–9–1012ns
12
Address setup to write end tAW 7–8–9–1012ns
Address setup time tAS 0–0–0–0–0–ns12
Write pulse width tWP 7–7–8–9–12ns
Address hold from write end tAH 0–0–0–0–0–ns
Data valid to write end tDW 5–6–6–7–8–ns
Data hold time tDH 0–0–0–0–0–ns
4, 5
Write enable to output in high Z tWZ –5–5–5–5–5ns
4, 5
Output active from write end tOW 2–2–3–3–3–ns4, 5
tAW tAH
tWC
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
A
A
A
A
A
Address
WE
Dout
tDH
tOW
tDW
tWZ
tWP
tAS
Data Valid
Din
tAW
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AA
AA
AA
AA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAA
AAA
AAA
AAA
Address
CE1
WE
Dout
tCW1, tCW2
tWP
tDW tDH
tAH
tWZ
tWC
tAS
CE2
Data ValidDin
AS7C164
AS7C164L
6
Data retention characteristics (L version)
Data retention waveform (L version)
AC test conditions
Notes
1During V
CC power-up, a pull-up resistor to VCC on CE1 is required to meet ISB specification.
2 This parameter is sampled and not 100% tested.
3 For test conditions, see AC Test Conditions, Figures A, B, C.
4t
CLZ and tCHZ are specified with CL = 5pF as in Figure C. Transition is measured ±500mV from steady-state voltage.
5 This parameter is guaranteed but not tested.
6WE
is HIGH for read cycle.
7CE1
and OE are LOW and CE2 is HIGH for read cycle.
8 Address valid prior to or coincident with CE1 transition LOW and CE2 transition HIGH.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 CE1 or WE must be HIGH or CE2 LOW during address transitions.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 CE1 and CE2 have identical timing.
Parameter Symbol Test Conditions Min Max Unit
VCC for data retention VDR VCC = 2.0V
CE1 VCC–0.2V or
CE20.2V
2.0 V
Data retention current ICCDR –60µA
Chip enable to data retention time tCDR 0–ns
Operation recovery time tRtRC –ns
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAA
AAA
AAA
AAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAAA
AAA
AAA
AAA
AAA
V
CC
CE1
tR
tCDR
Data retention mode
4.5V 4.5V
VDR 2.0V
VIH VIH
VDR
255
- Output load: see Figure B,
except for tCLZ and tCHZ see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.
5 pF*
480
Dout
GND
+5V
168
Thevenin equivalent:
Dout +1.728V
Figure C: Output Load for tCLZ, tCHZ
25530 pF*
480
Dout
GND
+5V
Figure B: Output Load
*including scope
10%
90%
10%
90%
GND
+3.0V
Figure A: Input Waveform
and jig capacitance
AS7C164
AS7C164L
7
Typical DC and AC characteristics
Supply voltage (V)
4.0 5.5 6.0
5.04.5
0.0
0.2
0.6
0.8
0.4
1.0
1.2
1.4
Normalized ICC, ISB
Normalized supply current ICC, ISB
Ambient temperature (°C)
–55 80 125
35–10
0.0
0.2
0.6
0.8
0.4
1.0
1.2
1.4
Normalized ICC, ISB
Normalized supply current ICC, ISB
vs. ambient temperature Ta
vs. supply voltage VCC
ICC
ISB
ICC
ISB
Ambient temperature (°C)
-55 80 125
35-10
0.2
1
0.04
5
25
625
Normalized ISB1 (log scale)
Normalized supply current ISB1
vs. ambient temperature Ta
VCC = 5.0V
Supply voltage (V)
4.0 5.5 6.0
5.04.5
0.8
0.9
1.1
1.2
1.0
1.3
1.4
1.5
Normalized access time
Normalized access time tAA
Ambient temperature (°C)
–55 80 125
35–10
0.8
0.9
1.1
1.2
1.0
1.3
1.4
1.5
Normalized access time
Normalized access time tAA
Cycle frequency (MHz)
075
100
5025
0.0
0.2
0.6
0.8
0.4
1.0
1.2
1.4
Normalized ICC
Normalized supply current ICC
vs. ambient temperature Tavs. cycle frequency 1/tRC, 1/tWC
vs. supply voltage VCC
VCC = 5.0V
Ta = 25°C
VCC = 5.0VTa = 25°C
Output voltage (V)
0.0 3.75 5.0
2.51.25
0
20
60
80
40
100
120
140
Output source current (mA)
Output source current IOH
Output voltage (V)
0.0 3.75 5.0
2.51.25
Output sink current (mA)
Output sink current IOL
Capacitance (pF)
0750
1000
500250
0
5
15
20
10
25
30
35
Change in tAA (ns)
Typical access time change tAA
vs. output voltage VOL vs. output capacitive loadingvs. output voltage VOH
0
20
60
80
40
100
120
140
VCC = 5.0V
Ta = 25°C
VCC = 5.0V
Ta = 25°C
VCC = 4.5V
ALLIANCE SEMICONDUCTOR
3099 North First Street San Jose, CA 95134
(408) 383-4900 Fax (408) 383-4999
Printed in U.S.A. Copyright © 1995 All rights reserved. March 1996
AS7C164
AS7C164L
Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a
committment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not
authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks
of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.
DOMESTIC REPS
ALABAMA
Concord Component
(205) 772-8883
ARIZONA
Competitive
Technology
(602) 265-9224
ARKANSAS
Southern States
Marketing
(214) 238-7500
CALIFORNIA
North:
Brooks Technical
(415) 960-3880
LA Area:
Competitive Tech.
(714) 450-0170
San Diego:
ATS
(619) 634-1488
COLORADO
Technology Sales
(303) 692-8835
CONNECTICUT
Kitchen & Kutchin Inc.
(203) 239-0212
DELAWARE
Vantage Sales
(609) 424-6777
FLORIDA
Micro-Electronic
Comp.
Deerfield Beach
(305) 426-8944
Orlando
(407) 682-9602
Tampa
(813) 393-5011
GEORGIA
Concord Component
(770) 416-9597
HAWAII
Brooks Technical
(415) 960-3880
IDAHO
ES/Chase
(503) 684-8500
ILLINOIS
North:
El-Mech
(312) 794-9100
South:
CenTech
(314) 291-4230
INDIANA
CC Electro Sales
(317) 921-5000
KANSAS
CenTech
(816) 358-8100
KENTUCKY
CC Electro Sales
(317) 921-5000
LOUISIANA
Southern States
Marketing
North:
(214) 238-7500
South:
(713) 895-8533
MAINE
Kitchen & Kutchin Inc.
(617) 229-2660
MARYLAND
Chesapeake
Technology
(301) 236-0530
MASSACHUSETTS
Kitchen & Kutchin Inc.
(617) 229-2660
MICHIGAN
Enco Group
(810) 338-8600
MINNESOTA
D. A. Case Associates
(612) 831-6777
MISSOURI
East:
CenTech
(314) 291-4230
West:
CenTech
(816) 358-8100
MISSISSIPPI
Concord Component
(205) 772-8883
MONTANA
ES/Chase
(503) 684-8500
NEBRASKA
CenTech
(816) 358-8100
NEVADA
North:
Brooks Technical
(415) 960-3880
South:
Competitive Tech.
(602) 265-9224
NEW HAMPSHIRE
Kitchen & Kutchin Inc.
(617) 229-2660
NEW JERSEY
North:
ERA Associates
(800) 645-5500
South:
Vantage Sales
(609) 424-6777
NEW MEXICO
Competitive
Technology
(602) 265-9224
NEW YORK
NYC:
ERA Associates
(516) 543-0510
Upstate:
Tri-Tech
Rochester
(716) 385-6500
Binghampton
(607) 722-3580
NORTH CAROLINA
Concord Component
(919) 846-3441
NORTH DAKOTA
D. A. Case Associates
(612) 831-6777
OHIO
Midwest Marketing
Assoc.
Lyndhurst:
(216) 381-8575
Dayton:
(513) 433-2511
OKLAHOMA
Southern States
Marketing
(214) 238-7500
OREGON
ES/Chase
(503) 684-8500
PENNSYLVANIA
East:
Vantage Sales
(609) 424-6777
West:
Midwest Marketing
(216) 381-8575
RHODE ISLAND
Kitchen & Kutchin Inc.
(617) 229-2660
SOUTH CAROLINA
Concord Component
(919) 846-3441
SOUTH DAKOTA
D. A. Case Associates
(612) 831-6777
TENNESSEE
Concord Component
(205) 772-8883
TEXAS
Southern States
Marketing
Austin:
(512) 835-5822
Dallas:
(214) 238-7500
Houston:
(713) 895-8533
UTAH
Charles Fields & Assoc.
(801) 299-8228
VERMONT
Kitchen & Kutchin Inc.
(617) 229-2660
VIRGINIA
Chesapeake
Technology
(301) 236-0530
WASHINGTON
ES/Chase
(206) 823-9535
WEST VIRGINIA
Chesapeake
Technology
(301) 236-0530
WISCONSIN
D. A. Case Associates
(612) 831-6777
WYOMING
Technology Sales
(303) 777-9726
INTERNATIONAL
AUSTRALIA
Mulgrave
NJS Technology Pty
Ltd.
+61-3-9562-1244
Dingley
R&D Electronics
+61-3-9558-0444
Bayswater
ACD
+61-3-9762-7644
CANADA
J-Squared
Technologies
Ottowa
(613) 592-9540
Toronto
(905) 672-2030
Montreal
(514) 421-7800
Vancouver
(604) 473-4666
Calgary
(403) 291-6755
EUROPE
Britcomp Sales
Surrey, England
+44-1932 347077
+44-1932 346256
Munich, Germany
+49-894488496
Athismons, France
+33-1-69387678
GT. BRITAIN, IRE-
LAND
interACTIVE
+44-1773-740263
HONG KONG
Eastele Technology
+85-2-798-8860
INDIA
Priya Electronics, Inc.
San Jose, CA USA
(408) 954-1866
ISRAEL
Eldis Technology
+972-9-562-666
JAPAN
Tokyo
Actes Engineering
+81-3-3769-3029
Kyoto
Rohm Co. Ltd.
+81-75-311-2121
KOREA
FM Korea
+822-575-9720
Woo Young Tech
+822-369-7099
MALAYSIA,
SINGAPORE
Technology Distr. Pte
Ltd.
+65-299-7811
PUERTO RICO
Micro-Electronic
Comp.
(809) 746-9897
TAIWAN
Asian Specific Tech.
+886-2-521-2363
Puteam International
+886-2-729-0373
DISTRIBUTORS
All-American
Locations Nationwide
Headquarters:
(305) 621-8282
Axis Components
Sunnyvale, CA
(408) 522-9599
Irvine, CA
(714) 459-5510
Future Electronics
Locations Worldwide
Headquarters:
(514) 694-7710
Interface Electronics
Hopkinton, MA
(800) 632-7792
(508) 435-0100
SALES OFFICES
HEADQUARTERS
Alliance
Semiconductor
San Jose, CA
(408) 383-4900
NORTHEAST AREA
Alliance
Semiconductor
Boston, MA
(617) 239-8127
TECH CENTER
TAIWAN
Alliance
Semiconductor
+886-2-516-7995
Ordering codes
Part numbering system
Representatives, distributors, and sales offices
Package \ Access Time 8 ns 10 ns 12 ns 15 ns 20 ns
Plastic DIP, 300 mil -
-
AS7C164-10PC
AS7C164L-10PC
AS7C164-12PC
AS7C164L-12PC
AS7C164-15PC
AS7C164L-15PC
AS7C164-20PC
AS7C164L-20PC
Plastic SOJ, 300 mil AS7C164-8JC
-
AS7C164-10JC
AS7C164L-10JC
AS7C164-12JC
AS7C164L-12JC
AS7C164-15JC
AS7C164L-15JC
AS7C164-20JC
AS7C164L-20JC
AS7C 164 X –XX X C
SRAM Prefix Device
number
Blank = standard power
L = low power
Access
time
Package code:
P = PDIP 300 mil
J = SOJ 300 mil
Commercial temperature
range, 0°C to 70 °C