1. General description
The PCF2119x is a low power CMOS1 LCD controller and driver, designed to drive a dot
matrix LCD display of 2-lines by 16 characters or 1-line by 32 characters with 5 8 dot
format. All necessary functions for the display are provided in a single chip, including
on-chip generation of LCD bias voltages, resulting in a minimum of ex tern al com p on e nts
and lower system current consumption. The PCF2119x interfaces to most
microcontrollers via a 4-bit or 8-bit bus or via the 2-wire I2C-bus. The chip contains a
character generator and displays alphanumeric and kana (Japanese) characters.
The letter ‘x’ in PCF2119x characterize s the built-in character set. Various character sets
can be manufactured on request. In addition 16 user defined symbols (5 8 dot format)
are available.
For a selection of NXP LCD character drivers, see Table 51 on page 78.
2. Features and benefits
Single-chip LCD controller and driver
2-line display of up to 16 characters plus 160 icons or 1-line display of up to
32 characters plus 160 icons
57 character format plus cursor; 5 8 for kana (Japanese) and user defined
symbols
Reduced current consumption while displaying icons only
Icon blink function
On-chip:
Configurable 4, 3, or 2 times voltage multiplier generating LCD supply voltage,
independent of VDD, programmable by instruction (external supply also possible)
Temperature compensation of on-chip generated VLCDOUT: 0.16 %/K to
0.24 %/K (programmable by instruction)
Generation of intermediate LCD bias voltages
Oscillator requires no external components (external clock also possible)
Display Data RAM (DDRAM): 80 characters
Character Ge ne ra to r RO M (CG R O M ): 24 0 char a cte rs (5 8)
Character Generator RAM ( CGRAM): 16 characters (5 8); 4 characters used to drive
160 icons, 8 characters used if icon blink feature is used in application
4-bit or 8-bit parallel bus and 2- wir e I 2C-bus interface
Manufactured in silicon gate CMOS process
18 row and 80 column outputs
PCF2119x
LCD controllers/drivers
Rev. 12 — 16 April 2015 Product data sheet
1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 21.
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 2 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Multiplex rates 1:18 (2-line display or 1-line display), 1:9 (for 1-line display of up to
16 characters and 80 icons) and 1:2 (for icon only mode)
Uses common 11 code instruction set (extended)
Logic supply voltage: VDD1 VSS1 = 1.5 V to 5.5 V (chip may be driven with two
battery cells)
LCD supply voltage: VLCDOUT VSS2 = 2.2 V to 6.5 V
VLCD generator supply voltage: VDD2 VSS2 = 2.2 V to 4 V and
VDD3 VSS2 =2.2Vto4V
Direct mode to save current consumption for icon mode and multiplex drive mode 1:9
(depending on VDD2 value and LCD liquid properties)
Very low current consumption (20 A to 200 A):
Icon mode: < 25 A
Power-down mode: < 2 A
Icon mode is used to save curr en t. When only i cons ar e displaye d, a much lower L CD
operating voltage can be use d an d th e switc hin g freque n cy of the LCD outputs is
reduced; in most applications it is possible to use VDD as LCD supply voltage
3. Applications
Telecom equipment
Portable instruments
Point-of-sale terminals
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 3 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
4. Ordering information
4.1 Ordering options
5. Marking
Table 1. Ordering information
Type number Package
Name Description Version
PCF2119AU bare die 168 bumps PCF2119x
PCF2119DU bare die 168 bumps PCF2119x
PCF2119FU bare die 168 bumps PCF2119x
PCF2119IU bare die 168 bumps PCF2119x
PCF2119RU bare die 168 bumps PCF2119x
PCF2119SU bare die 168 bumps PCF2119x
Table 2. Ordering options
Product type number IC
revision Sales item (12NC) Delivery form
PCF2119AU/2DA/2 2 935273369033 chips in tray
PCF2119DU/2/2 2 935272743033 chips in tray
PCF2119FU/2/F2 2 935267829033 chips in tray
PCF2119IU/2 DA/2 2 935294878033 chips in tray
PCF2119RU/2/F2 2 935263699033 chips in tray
PCF2119RU/2DB/2 2 935293133033 chips in tray
PCF2119SU/2/F2 2 935263700033 chips in tray
Table 3. Marking codes
Product type number Marking code
PCF2119AU PC2119-2
PCF2119DU PC2119-2
PCF2119FU PC2119-2
PCF2119IU PC2119-2
PCF2119RU PC2119-2
PCF2119SU PC2119-2
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 4 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
6. Block diagram
Fig 1. Block diagram of PCF2119x
PJZ
&85625$1''$7$&21752/
6+,)75(*,67(5î%,7
'$7$/$7&+(6
&2/801'5,9(56
&+$5$&7(5
*(1(5$725
5$0î
&*5$0
&+$5$&7(56
&+$5$&7(5
*(1(5$725
520
&*520
&+$5$&7(56
',63/$<'$7$5$0
''5$0
&+$5$&7(56%<7(6
$''5(66&2817(5
$&
,16758&7,21
'(&2'(5
,16758&7,21
5(*,67(5
52:'5,9(56
6+,)75(*,67(5%,7
%,$6
92/7$*(
*(1(5$725
9/&'
*(1(5$725
%86<
)/$*
'$7$
5(*,67(5
'5
,2%8))(5
26&,//$725
7,0,1*
*(1(5$725
',63/$<
$''5(66
&2817(5
9''
9/&'287
966
7
9/&',1
WR
9/&'6(16(
WR
WR
7
7
WR
9'' WR
9'' WR
&WR& 5'83 5WR5
26&
3'
3&);
'%WR'%
'%6$
'%WR'% (5: 56 6&/ 6'$
325
WR
WR
WR
WR
WR
WR
966 WR
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 5 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
7. Pinning information
7.1 Pinning
Viewed from active side. For mechanical details, see Figure 49.
Fig 2. Pinning diagram of PCF2119x (bare die)
PJZ
&
5'83
&
&
&
&
5
5
5
GXPP\
&
&
&
5
5
5
GXPP\
3&)[
9
/&',1
7
325
3'
6'$
5:
56
'%
'%
'%
'%6$
'%
'%
'%
'%
26&
(
7
7
9
/&'6(16(
966
9
/&'287
966
966
9''
6&/
9''
9''
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 6 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
7.2 Pin description
Table 4. Pin description
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol Pin Description
VDD1 1 to 6 supply voltage 1 (logic)
VDD2 7 to 14 [1] supply voltage 2 (for high voltage generator)
VDD3 15 to 18 [1] supply voltage 3 (for high voltage generator)
E19
[2] data bus clock input
•set HIGH to signa l the start of a read or write operation
•data is clocked in or out of the chip on the negative edge
of the clock
T1 and T2 20 and 21 test pins
•must be connected to VSS1
VSS1 22 to 29 [3] ground supply voltage 1
•for all circuits, except of high voltage generator
VSS2 30 to 35 [3] ground supply voltage 2
•for high voltage generator
VLCDSENSE 36 input for voltage multiplier regulation circuitry and for the bias
level generation
•if VLCD is generated internally then this pin must be
connected to VLCDOUT and VLCDIN
•if VLCD is generated externally then this pin must be
connected to VLCDIN only
VLCDOUT 37 to 43 VLCD output
•if VLCD is generated internally then this pin must be
connected to VLCDIN and to VLCDSENSE
•if VLCD is generated externally then this pin must be left
open-circuit
VLCDIN 44 to 49 input for LCD bias level generator
•if VLCD is generated internally then this pin must be
connected to VLCDOUT and to VLCDSENSE
•if VLCD is generated externally then this pin must be
connected to VLCDSENSE and to the externa l VLCD power
supply
dummy 50 -
R8 to R1,
R17,
R17DUP,
R18,
R9 to R16
51 to 58,
59,
100
141,
142 to 149
LCD row driver output
•R17 has two pins: R17 and R17DUP
•R17 and R18 drive the icons
C80 to C41,
C40 to C1 60 to 99,
101 to 140 LCD column driver output
dummy 150 -
SCL 151 and 152 [4] I2C-bus serial clock input
T3 153 test pin
•open-circuit
•not user accessible
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 7 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] Always put VDD2 =V
DD3.
[2] When the I2C-bus is used, the parallel interface pin E must be LOW.
[3] The substrate (rear side of the die) is wired to VSS but should not be electrically connected.
[4] When the parallel bus is used, the pins SCL and SDA must be connected to VSS1 or VDD1; they must not be
left open-circuit.
[5] In the I2C-bus read mode, ports DB7 to DB4 and DB2 to DB0 should be connected to VDD1 or left
open-circuit.
[6] When the 4-bit interface is used without reading out from the PCF2119x (bit R/W is set permanently to
logic 0), the unused ports DB4 to DB0 can either be set to VSS1 or VDD1 instead of leaving them
open-circuit.
POR 154 external Power-On Reset (POR) input
PD 155 power-down mode select
•for normal operation, pin PD must be LOW
SDA 156 and 157 [4] I2C-bus serial data input/output
R/W 158 read/write input
•pin R/W = HIGH selects the read operation
•pin R/W = LOW selects the write operation
•this pin has an internal pull-up resistor
RS 159 register select pin
•this pin has an internal pull-up resistor
DB0 to DB2,
DB3/SA0,
DB4 to DB7
160 to 162,
163,
164 to 167
[5][6] 8 bit bidirectional data bus (bit 0 to bit 7)
•the 8-bit bid i rect i on a l data bus (3-st a te ) tr a nsf ers data
between the microcontroller and the PCF2119x
•pin DB7 may be used as the busy flag, signalling that
internal operations are not yet completed
•4-bit operations the 4 higher order lines DB7 to DB4 are
used, DB3 to DB0 must be left open-circuit
•data bus line DB3 has an alternative function (SA0) as the
I2C-bus address pin
•each data line has its own internal pull-up resistor
OSC 168 oscillator or external clock input
•when the on-chip oscillator is used this pin must be
connected to VDD1
Table 4. Pin description …continued
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol Pin Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 8 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
8. Functional description
8.1 Oscillator and timing generator
The internal logic and the LCD drive signals of the PCF2119x are timed by the frequency
fclk which equals either the built in oscillator frequency fosc or an external clock frequency
fosc(ext).
8.1.1 Timing generator
The timing generator produces the various signals required to drive the internal circuitry.
Internal chip operation is not disturbed by operations on the data buses.
8.1.2 Internal clock
To use the on-chip oscillator, pin OSC must be connected to VDD1. The on-chip oscillator
provides the clock signal for the display system. No external components are required.
8.1.3 External clock
If an external clock will be used, the input is at pin OSC. The resulting display frame
frequency is give n by :
(1)
Remark: Only in the power-down mode the clock is allowed to be stopped (pin OSC
connected to VSS), otherwise the LCD is frozen in a DC state, which is n ot suitab le for the
liquid crystals.
8.2 Reset function and Power-On Reset (POR)
The PCF2119x must be reset externally when power is turned on. If no external reset is
performed, the chip might start-up in an unwanted state.
For the external reset, pin POR has to be active HIGH. The reset has to be active for at
least 3 oscillator periods in order for the reset to be executed. If the internal oscillator is
used, the minimum reset activity time follows from the lowest possible oscillator frequency
(fosc = 140 kHz, tosc ~7.1s, 3 tosc ~2.15s). The internal oscillator start-up time is
200 s (typ) up to 300 s (max) after power-on. In case that an external oscillator is used,
tosc is dependent fro m fosc(ext).
Afterwards the chip executes the Clear_display instruction, which requires 165 oscillator
cycles. After the reset the chip has the state shown in Table 5 and is then ready for use.
ffr fclk
3072
------------
=
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 9 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] The Busy Flag (BF) indicates the busy state (bit BF = 1) until initialization ends. The busy state lasts 2 ms. The chip may also be
initialized by software (see Table 45 and Table 46).
8.3 Power-down mode
The chip can be put into power-down mode by applying a HIGH-level to pin PD. In
power-down mode all static currents are switched off (no internal oscillator, no bias level
generation and all LCD outputs are internally connected to VSS).
During power-down, information in the RAM and the chip state are preserved. Instruction
execution during power-down is possible when pin OSC is externally clocked.
8.4 LCD supply voltage generator
The LCD supply voltage may be generated on-chip. The VLCD generator is controlled by
two internal 6-bit registers: VA and VB. Re gister VA is programmed with the voltage for
character mode and register VB with the voltage for icon mode.
The nominal LCD operating voltage at room temperature is given by Equation 2:
(2)
Where Vx is the integer value of the register VA or VB.
Table 5. State after reset
Step Function Control bit and
register state Description Reference
1 Clear_display - - Table 17
2 Entry_mode_set bit I_D = 1 incremental cursor move direction Table 19
bit S = 0 no display shift
3 Display_ctl bit D = 0 display off Table 20
bit C = 0 cursor off
bit B = 0 cursor character blink off
4 Function_set bit DL = 1 8-bit interface Table 13
bit M = 0 1-line display
bit SL = 0 1:18 multiplex drive mode
bit H = 0 normal instruction set
5 default address pointer to DDRAM[1] -- Table 23
6 Icon_ctl bit IM = 0 character mode, full display Table 26
bit IB = 0 icon blink disabled
7 Screen_conf bit L = 0 default co nfiguration Table 24
Disp_conf bit P = 0;
bitQ=0 default configurations Table 25
8 Temp_ctl bit TC1 = 0;
bit TC2 = 0 default temperature coefficient Table 29
9 VLCD_set register VA=0;
register VB=0 VLCD generator off Table 33
10 I2C-bus interface reset - - -
11 HV_gen bit S1 = 1;
bit S0 = 0 VLCD generator set to 3 internal stages
(4 voltage multipliers) Table 31
VLCD nom Vx0.08 1.82+=
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 10 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
VLCD is sometimes referred as the LCD operating voltage (Voper).
8.4.1 Programming ranges
Possible values for VA and VB are betw ee n 0 to 63.
Remarks:
•Values producing more than 6.5 V at operating temperature are not allowed.
Operation above this voltage may damage the device. When progra mming the
operating voltage, the temperature coefficient of VLCDOUT must be taken into account.
•Values below 2.2 V are below the spec ified op e ra tin g ra ng e of the chip and are
therefore not allowed.
When the LCD supply volt age is generated on-chip, the VLCD pins should be decoupled to
VSS with a suitab le capacitor. The generated VLCDOUT is independent of VDD and is
temperature compensated.
In Equation 2 the internal char ge pump is not considered. However, if the supplied voltag e
to VDD2 and VDD3 is below the required VLCD, it is necessary to use the internal charge
pump. The multiplication factor indicates the number of stages used to increase the
voltage. At multiplication factor 2 one, at multiplication factor 3 two and at multiplication
Table 6. Values of VA and VB and the corresponding VLCD values
All values at Tref =27
C; allowed values are highlighted.
Integer values
of VA and VB
Corresponding
value of VLCD in V Integer values
of VA and VB
Corresponding
value of VLCD in V Integer values
of VA and VB
Corresponding
value of VLCD in V
0VLCD switched off 22 3.58 44 5.34
11.90 23 3.66 45 5.42
21.98 24 3.74 46 5.50
32.06 25 3.82 47 5.58
42.14 26 3.90 48 5.66
52.22273.98495.74
62.30284.06505.82
72.38294.14515.90
82.46304.22525.98
92.54314.30536.06
10 2.62 32 4.38 54 6.14
11 2.70 33 4.46 55 6.22
12 2.78 34 4.54 56 6.30
13 2.86 35 4.62 57 6.38
14 2.94 36 4.70 58 6.46
15 3.02 37 4.78 59 6.54
16 3.10 38 4.86 60 6.62
17 3.18 39 4.94 61 6.70
18 3.26 40 5.02 62 6.78
19 3.34 41 5.10 63 6.86
20 3.42 42 5.18
21 3.50 43 5.26
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 11 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
factor 4, three stages are used. A multiplication factor of for example, 4 does not mean
that a volt age of 4 VDD2,3 is generated in the in ternal high-volt age generator. The charge
pump is part of a control loop. This means that the control loop a ims to regulate VLCD at
the program m ed valu e.
The ITO track resistance limit the speed by which the capacitors can be charged. The
multiplication factor exceeds the required VLCD under all circumstances (that is, at low
temperatures and along with the temper ature co mpe nsation, see Section 10.2.2.4). If still
a higher multiplication factor is chosen, VLCD will remain as set by Equation 2 but the
ripple will increase. The increase in ripple can be counteracted by increasing the external
decoupling capacitor at VLCD. A higher multiplication factor will also result in a higher
current consumption (see Section 16.6). However the current that can be delivered will be
higher, for example, for larger display are a.
When the VLCD generator and the direct mode are switched off, an external voltage may
be supplied at connected pins VLCDIN and VLCDOUT. VLCDIN and VLCDOUT may be higher or
lower than VDD2.
In direct mode (see Icon_ctl instruction, Section 10.2.3.3) the internal VLCD generator is
turned off and the VLCDOUT output voltage is directly conn ec te d to VDD2. This reduces the
current consumption depending on VDD2 value and LCD liquid properties.
The VLCD gener ator ensures that, as long as VDD2 and VDD3 are in the valid range (2.2 V
to 4 V), the required peak voltage VLCD = 6.5 V can be generated at an y time.
8.5 LCD bias voltage generator
The intermediate bias voltages for the LCD display are also generated on-chip. This
removes the need for an extern al resistive bias chain and significantly reduces the system
current consumption. The optimum value of VLCD depends on the multiplex rate, the LCD
threshold volt age (Vth) and the number of bias levels. Using a 5-level bias scheme for the
1:18 multiplex rate allows VLCD < 5 V for most LCD liquids.
The intermedia te bias levels for th e different multip le x rat es ar e sh ow n in Table 7. These
bias levels are auto m ati ca lly set to the giv en valu es when switch in g to the co rr esp o nd in g
multiplex rate.
The RMS on-state voltage (Von(RMS)) for the LCD is calculated with Equation 3 and the
RMS off-state voltage (Voff(RMS)) with Equation 4:
Table 7. Bias levels as a function of multiplex rate
Multiplex
rate Number of
bias levels Bias voltages
V1V2V3V4V5V6
1:18 5 VLCD VSS
1:9 5 VLCD VSS
1:2 4 VLCD VSS
3
4
---VLCD VSS
–
1
2
---VLCD VSS
–
1
2
---VLCD VSS
–
1
4
---VLCD VSS
–
3
4
---VLCD VSS
–
1
2
---VLCD VSS
–
1
2
---VLCD VSS
–
1
4
---VLCD VSS
–
2
3
---VLCD VSS
–
2
3
---VLCD VSS
–
1
3
---VLCD VSS
–
1
3
---VLCD VSS
–
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 12 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
(3)
(4)
where the value s of a ar e
a=2 for 1⁄4 bias
a=3 for 1⁄5 bias
and the values for n are
n = 2 for 1:2 multiplex rate
n = 9 for 1:9 multiplex rate
n = 18 for 1:18 multiplex rate.
Discrimination (D) is the ratio of Von(RMS) to Voff(RMS) and is determined from Equation 5.
Discrimination is a term which is defined as the ratio of the on a nd off RMS volt age across
a segment. It can be thought of as a measurement of contrast.
(5)
8.5.1 Electro-optical performance
Suitable values for Von(RMS) and Voff(RMS) are dependant on the LCD liquid used. The
RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of
the pixel.
For any given liquid, there are two threshold values defined. One point is at 10 % relative
transmission (at Vlow) and the other at 90 % relative transmission (at Vhigh), see Figure 3.
For a good contrast performance, the following rules should be followed:
(6)
(7)
Von(RMS) and Voff(RMS) are properties of the display driver and ar e affected by the selection
of a, n (see Equation 3 to Equation 5) and the VLCD voltage.
Vlow and Vhigh are properties of the LCD liquid and can be provided by the module
manufacturer.
It is important to match the module properties to those of the driver in order to achieve
optimum performance.
Von RMS a22a n++
n1a+
2
------------------------------
VLCD
=
Voff RMS a22a–n+
n1a+
2
------------------------------
VLCD
=
DVon RMS
Voff RMS
-----------------------a1+
2n1–+
a1–
2n1–+
--------------------------------------------==
Von RMS
Vhigh
Voff RMS
Vlow
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 13 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
8.6 LCD row and column drivers
The PCF2119x contains 18 row and 80 column drivers, which drive the appropriate LCD
bias voltages in sequence to the display in accord ance with the dat a to be di splayed. R17
and R18 drive the icon rows. Unused outputs should be left open.
The bias voltages and the timing are selected automatically when the number of lines in
the display is selected. Figure 4 to Figure 6 show typical waveforms.
The waveforms used to drive LC displays inherently produce a DC voltage acro ss the
display cell. The PCF2119x compensates for the DC voltage by inverting the waveforms
on alternate frames (called frame inversio n mode or driving scheme A).
Fig 3. Electro - op tical characteristic: relative transmission curve of the liqu id
9506>9@
2))
6(*0(17
*5(<
6(*0(17
21
6(*0(17
9ORZ 9KLJK
5HODWLYH7UDQVPLVVLRQ
DDP
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 14 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t) VROW(x)(t).
Vstate1(t) = VCOL1(t) VROW1(t).
Vstate2(t) = VCOL2(t) VROW1(t).
Fig 4. Waveforms for the 1:18 multiplex drive mode with 5 bias levels; character mode
&
IUDPHQ IUDPHQ VWDWHRQ VWDWHRII
& & & &
5
5
5
5
5
5
5
5
5
5
5
5
52:
52:
52:
52:
52:
52:
&2/
&2/
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9/&'
9
/&'
9
/&'
9/&'
9/&'
9/&'
9
/&'
9/&'
9/&'
9/&'
9
/&'
VWDWH
VWDWH
DDD
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 15 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t) VROW(x)(t).
Vstate1(t) = VCOL1(t) VROW1(t).
Vstate2(t) = VCOL2(t) VROW1(t).
Fig 5. Waveforms for the 1:9 multiplex drive mode with 5 bias levels; character mode, R9 to R16 and R18 open
&
VWDWHRII VWDWHRQ
& & & &
5
5
5
5
5
5
5
5
5
DDD
IUDPHQ IUDPHQ
52:
9/&'
9
99
9
966
52:
52:
52:
52:
&2/
&2/
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9
99
9
966
9/&'
9/&'
9
/&'
9
/&'
9/&'
9/&'
9/&'
9
/&'
9/&'
9/&'
9/&'
9
/&'
VWDWH
VWDWH
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 16 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t) VROW(x)(t).
Vstate1(t) = VCOL1(t) VROW17(t).
Vstate2(t) = VCOL2(t) VROW17(t).
Vstate3(t) = VCOL3(t) VROW1 to 16(t).
Fig 6. Waveforms for the 1:2 multiplex drive mode with 4 bias levels; icon mode
RQO\LFRQVDUH
GULYHQ08;
DDD
VWDWH21
VWDWH2))
VWDWH2))
&2/
&2/
IUDPHQ IUDPHQ
52:
52:
52:WR
&2/212))
&2/212))
&2/212))
&2/212))
9/&'
966
9/&'
966
9/&'
966
9/&'
966
9/&'
966
9/&'
966
9/&'
966
9/&'
9
/&'
9/&'
9/&'
9
/&'
9
/&'
9/&'
9
/&'
9/&'
9/&'
9
/&'
9
/&'
9/&'
9
/&'
9/&'
9/&'
9
/&'
9
/&'
VWDWH
VWDWH
VWDWH
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 17 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
9. Display data RAM and ROM
9.1 DDRAM
The Display Data RAM (DDRAM) stores up to 80 characters of display data represented
by 8-bit character codes. RAM locations which are not used for storing display data can
be used as general purpose RAM.
The basic RAM to display a ddressing scheme is shown in Figure 7, Figure 8 and Figure 9.
With no display shift the character s represented by the codes in the first 32 RAM locations
starting at address 00h are displayed in line 1.
All addresses are shown in hex.
Fig 7. DDRAM to display mapping: no shift
All addresses are shown in hex.
Fig 8. DDRAM to display mapping: right shift
' ( ) & ' ( )
QRQGLVSOD\HG''5$0DGGUHVVHV
' ( )
' ( )
QRQGLVSOD\HG''5$0DGGUHVV
OLQH
OLQH
PJN
''5$0
DGGUHVV
OLQHGLVSOD\08;PRGH
GLVSOD\
SRVLWLRQ
''5$0
DGGUHVV
OLQHGLVSOD\
PJO
& ' (
& ' (
''5$0
DGGUHVV
OLQH
OLQH
OLQHGLVSOD\08;PRGH
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 18 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
When dat a is written to or rea d from the DDRAM, wrap- around occurs from the end of one
line to the start of the next line. When the display is shifted each line wrap s around within
itself, independe ntly of the others. Thus all lines a re shif ted and wrapped a round together.
The address ranges and wrap-around operations for the various modes are shown in
Table 8.
9.2 CGROM
The Character Generator ROM (CGROM) contains 240 character patterns in a 5 8dot
format from 8-bit character codes. Figure 10 to Figure 15 show the character sets that are
currently implemented.
All addresses are shown in hex.
Fig 9. DDRAM to display mapping: left shift
Table 8. Address space and wrap-around opera tion
Mode 132 216 116
Address space 00h to 4Fh 00h to 27h;
40hto67h 00h to 27h
Read/write wrap-around
(moves to next line) 4Fhto00h 27hto40h;
67hto00h 27h to 00h
Display shift wrap-around
(stays within line) 4Fhto00h 27hto00h;
67hto40h 27h to 00h
( )
( )
''5$0
DGGUHVV
OLQH
OLQH
OLQHGLVSOD\08;PRGH
( )
GLVSOD\
SRVLWLRQ
''5$0
DGGUHVV
OLQHGLVSOD\
PJN
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 19 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 10. Character set ‘A’ in CGROM
PFH
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 20 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 11. Character set ‘D’ in CGROM
PFH
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 21 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 12. Character set ‘F’ in CGROM
PJX
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 22 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 13. Character set ‘I’ in CGROM
DDQ
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 23 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 14. Character set ‘R’ in CGROM
PJO
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 24 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 15. Character set ‘S’ in CGROM
PJO
[[[[
XSSHU
ELWV
ORZHU
ELWV
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 25 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
9.3 CGRAM
Up to 16 user defined characters may be stored in the Character Generator RAM
(CGRAM). Some CGRAM characters (see Figure 22) are also used to drive icons:
•8 CGRAM characters if icons blink and both icon rows are used in the application
•4 CGRAM characters if no icons blink but both icon rows are used in the application
•0 CGRAM characters if no icons are driven by the icon rows
When the icons blink option is enabled, double the number of CGRAM characters are
used since both the on and off state of an icon is defined.
The CGROM and CGRAM use a common address space, of which the first column is
reserved for the CGRAM (see Figure 10 to Figure 15). An example of a user defined
character is given in Section 16.14 on page 67.
Figure 16 shows the addressing principle for the CGRAM.
(1) Character code bit 0 to bit 3 correspond to CGRAM address bit 3 to bit 6.
(2) CGRAM address bit 0 to bit 2 de signate the character pattern line position. The 8th line is the cursor position and display is
performed by logical OR with the cursor. Data in the 8th line will appear in the cursor position. Lines are numbered from 0 to 7.
(3) Character pattern column positions correspond to CGRAM data bit 0 to bit 4, as shown in Figure 10 to Figure 15.
(4) As shown in Figure 10 to Figure 15, CGRAM character patterns are selected when character code bit 4 to bit 7 are all logic 0.
CGRAM data = logic 1 corresponds to selection for display.
(5) Only bit 0 to bit 5 of the CGRAM address are set by the Set_CGRAM command. Bit 6 can be set using the Set_DDRAM
command in the valid address range or by using the auto-increment feature during CGRAM write. All bits from bit 0 to bit 6 can
be read using the BF_AC instruction.
Fig 16. Relationship between CGRAM addresses, data and display patterns
FRD
KLJKHU
RUGHU
ELWV
ORZHU
RUGHU
ELWV
ORZHU
RUGHU
ELWV
KLJKHU
RUGHU
ELWV
ORZHU
RUGHU
ELWV
KLJKHU
RUGHU
ELWV
FKDUDFWHUFRGHV
''5$0GDWD
&*5$0
DGGUHVV
FKDUDFWHUSDWWHUQV
&*5$0GDWD
FKDUDFWHUFRGH
&*5$0GDWD
FKDUDFWHU
SDWWHUQ
H[DPSOH
FXUVRU
SRVLWLRQ
FKDUDFWHU
SDWWHUQ
H[DPSOH
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 26 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
9.4 Cursor control circuit
The cursor control circui t generates the cursor underline and/or cursor blink as shown in
Figure 17 at the DDRAM address contained in the address counter.
Fig 17. Cursor and blink displa y examples
Fig 18. Example of displays with icons
DDD
FXUVRU
îGRWFKDUDFWHUIRQW
FXUVRUGLVSOD\H[DPSOH
DOWHUQDWLQJGLVSOD\
EOLQNGLVSOD\H[DPSOH
FXUVRU
URZ
URZ
URZ
URZ
URZ
URZ
URZ
URZ
URZ
LFRQ LFRQ
DDD
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 27 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10. Registers
The PCF2119x has two 8-bit registers, an instruction register and a data register. Only
these two registers can be directly controlled by the microcontroller. Before an internal
operation, the control information is stored temporarily in these registers, to allow
interfacing to various types of microcontrollers which operate at different speeds or to
allow interface to peripheral control ICs.
The instruction set for the parallel interface is shown in Table 12 together with their
execution time. Details about the parallel interface can be found in Section 11.1.
Examples of operations on a 4-bit bus are given in Table 40, on a 8-bit bus in Table 41,
Table 42 and Table 43.
When using the I2C-bus, the instruction has to be commenced with a control byte as
shown in Table 9. Details about the I2C-bus interface can be found in Section 11.2. An
example of operations on the I2C-bus is given in Table 44.
[1] R/W is set together with the slave address (see Table 34).
Instructions are of 4 types, those that:
1. Designate PCF2119x functions like display format, data length, etc.
2. Set internal RAM addresses
3. Perform data transfer with internal RAM
4. Others, like read ‘busy flag’ and read ‘address counter’
In normal use, type 3 instructions are used most frequently. However, automatic
incrementing by 1 (or decrementing by 1) of internal RAM addresses af ter each dat a write
lessens the microcontroller program load. The display shift in particular can be performe d
concurrently with display data write, enabling the designer to develop systems in minimum
time with maximum programming efficiency.
During internal operation, no instructions other than the BF_AC instruction will be
executed. Because the busy flag is set to logic 1 while an instruction is being executed,
check to ensure it is logic 0 before sending the next instruction or wait for the maximum
instruction execution time, as given in Table 12. An instruction sent while the busy flag is
logic 1 will not be executed.
Table 9. Instruction set for I2C-bus commands
Control byte Command byte I2C-bus
command
CORS000000DB7DB6DB5DB4DB3DB2DB1DB0
[1]
Table 10. Control byte bit description
Bit Symbol Value Description
7 CO 0 last control byte
1 another control byte follows after data/command
6 RS 0 instruction register selected
1 data register selected
5 to 0 - 0 default logic 0
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 28 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The RS bit determines which register will be accessed and the R/W bit indicates if it is a
read or a write operation (see Table 11).
[1] There is only write access to the instruction register, but read access to the busy flag (BF) and the address
counter (AC) of the BF_AC instruction (see Section 10.2.1.2).
[2] Write and read access.
Details of the instructions are explained in subsequent sections.
10.1 Data register
The data register temporarily stores data to be read from the DDRAM and CGRAM. Prior
to being read by the Read_data instruction, data from the DDRAM or CGRAM,
corresponding to the address in the instruction register, is written to the data register.
10.2 Instruction register
The instruction register stores instruction codes such as Clear_display, Curs _d isp _s hift,
and address info rmation for the Display Data RAM (DDRAM) and Ch aracter Generator
RAM (CGRAM). The instruction register can be written to but not read from b y the system
controller.
The instruction register is sectioned into basic, standard and extended instructions. Bit
H = 1 of the Function_set instruction (see Section 10.2.1.1) sets the chip into extended
instruction set mode.
Table 11. Register access selection
Symbol Value Description
RS register select
0 instruction register[1]
1 dat a re gi ste r[2]
R/W read/write
0 write operation
1 read operation
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 29 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] The bits 0 to 7 correspond with the data bus lines DB0 to DB7.
[2] fosc cycles.
[3] No operation.
[4] Do not use.
10.2.1 Basic instructions (bit H = 0 or 1)
10.2.1.1 Function_set
Table 12. Instruction register overview
Instruction Bits[1] Required
clock
cycles[2]
Reference
RS R/W 7 6 5 4 3 2 1 0
Basic instructions (bit H = 0 or 1)
NOP [3] 00000000003 -
Function_set 00001DL0MSLH3 Section 10.2.1.1
BF_AC 01BFAC 0 Section 10.2.1.2
Read_data 1 1 READ_DATA 3 Section 10.2.1.3
Write_data 1 0 WRITE_DATA 3 Section 10.2.1.4
Standard instruction s (bit H = 0)
Clear_display 0000000001165 Section 10.2.2.1
Return_home 00000000103 Section 10.2.2.2
Entry_mode_set00000001I_DS3 Section 10.2.2.3
Display_ctl 0000001DCB3 Section 10.2.2.4
Curs_disp_shift 000001SCRL003 Section 10.2.2.5
Set_CGRAM 0 0 0 1 ACG 3 Section 10.2.2.6
Set_DDRAM 0 0 1 ADD 3 Section 10.2.2.7
Extended instructions (bit H = 1)
Reserved [4] 0000000001- -
Screen_conf 000000001L3 Section 10.2.3.1
Disp_conf 00000001PQ3 Section 10.2.3.2
Icon_ctl 0000001IMIBDM3 Section 10.2.3.3
Temp_ctl 00000100TC1TC23 Section 10.2.3.4
HV_gen 0 0 0 10000S1S03 Section 10.2.3.5
VLCD_set 0 0 1 V VA or VB 3 Section 10.2.3.6
Table 13. Function_ set bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 5 - 001 fixed value
4DL interface data length (for parallel mode only)
0[1] 2 4 bits (DB7 to DB4)
1[2] 8 bits (DB7 to DB0)
3 - 0 unused
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 30 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] When 4-bit width is selected, data is transmitted in two cycles using the parallel-bus. In a 4-bit application
ports DB3 to DB0 should be left open-circuit (internal pull-ups).
[2] Default value after power-on in I2C-bus mode.
[3] No impact if SL = 1.
[4] Due to the internal pull-ups on DB3 to DB0 in a 4-bit application, the first Function_set after power-on sets
bits M, SL and H to logic 1. A second Function_set must be sent to set bits M, SL and H to the required
values.
[5] Independent of bit M and bit L of the Screen_conf instruction (see Section 10.2.3.1). Only row 1 to row 8
and row 17 are used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2 16
character display mode, however, the second line cannot be displayed.
10.2.1.2 BF_AC instructions
[1] It is recommended that the BF status is checked before the next write opera tion is started.
Busy flag: The b usy flag indicates the internal status of th e PCF21 19x . A logic 1 indicates
that the chip is busy and further instructions will not be accepted. The busy flag is output
to pin DB7 when bit RS = 0 and bit R/W = 1. Instructions should only be started after
checking that the busy flag is at logic 0 or after waiting for the required number of cycles.
Address counter: The address counter is used by both CGRAM and DDRAM, and its
value is determined by the previous Set_CGRAM and Set_DDRAM instruction. After a
read/write operation the address counter is automatically incremented or decremented
by 1. The address counter value is output to the bus ( DB6 to DB0) when bit RS = 0 and bit
R/W =1.
2M [3] number of displa y li nes
0 1 line 32 characters
1[4] 2 line 16 characters
1SL multiplex mode
0 1:18 multiplex drive mode, 1 32 or 2 16
character display
1[4][5] 1:9 multiplex drive mode , 1 16 character di splay
0H instruction set control
0 basic instruction set plus standard instruction set
1[4] basic instruction set plus extended instruction set
Table 13. Function_ set bit description …continued
Bit Symbol Value Description
Table 14. BF_AC bit
Bit Symbol Value Description
RS - 0 see Table 11
R/W -1
7BF [1] read busy flag
0 next instruction will be executed
1 internal operation is in progress;
next instruction will not be executed unti l BF = 0
6 to 0 AC 0000000 to
1111111 read address counter
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 31 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10.2.1.3 Read_data
Read_data from CGRAM or DDRAM: Read_data reads binary 8-bit data from the
CGRAM or DDRAM. The most recent ‘set address’ command (Set_CGRAM or
Set_DDRAM) determines whether the CGRAM or DDRAM is to be read.
The Read_data instruction gates the content of the data register to the bus while pin E is
HIGH. After pin E goes LOW again, internal operation increments (or decrements) the
address counter and stores RAM data correspondin g to the ne w address coun te r into the
data register.
There are only three instructions that update the data register:
•Set_CGRAM
•Set_DDRAM
•Read_data from CGRAM or DDRAM
Other instructions (e.g. Write_data, Curs_disp_shift, Clear_display and Return_home) do
not modify the value of the data re gister.
10.2.1.4 Write_data
Write_data to CGRAM or DDRAM: Write_data writes binary 8-bit dat a to the CGRAM or
the DDRAM.
The previous Set_CGRAM or Set_DDRAM command determines if data is written into
CGRAM or DDRAM. After writing, the address counter automatically increments or
decrement s by 1, in accordance with the En try_mode_ set (see Section 10.2.2.3). Only bit
4 to bit 0 of CGRAM data are valid, bit 7 to bit 5 are ‘don’t care’.
Table 15. Read_data bit description
Bit Symbol Value Description
RS - 1 see Table 11
R/W -1
7 to 0 READ_DATA 00 000000 to
11111111 read data from CGRAM or DDRAM
Table 16. Write_data bit description
Bit Symbol Value Description
RS - 1 see Table 11
R/W -0
7 to 0 WRITE_DATA 00000000 to
11111111 write data to CGRAM or DDRAM
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 32 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10.2.2 Standard instructions (bit H = 0)
10.2.2.1 Clear_display
Clear_display: writes usually the character code 20h (blank pattern) into all DDRAM
addresses except for the character set ‘R’ whe re the character code 20h is not a blank
pattern.
When using character set ‘R’, the following alternative instruction set has to be used:
1. Switch display off (Display_ctl, bit D = 0).
2. Write a blank pattern into all DDRAM addresses (Write_data).
3. Switch display on (Display_ctl, bit D = 1).
In addition Clear_display
•sets the DDRAM address counter to logic 0
•returns the display to its original position, if it was shifted. Thus, the display
disappears and the cursor or blink position goes to the left edge of the display
•sets entry mode bit I_D = 1 (increment mode); bit S of entry mode does not change
The instruction Clear_display requires extra execution time. This may be allowed by
checking the busy flag bit BF or by waiting until the 165 clock cycles have elapsed. The
latter must be applied where no read-back options are foreseen, as in some
Chip-On-Glass (COG) applications.
10.2.2.2 Return_home
Return_home: Sets the DDRAM address counter to logic 0 and switches a shifted
display back to an unshif ted st ate. The DDRAM content rema in unchanged. The cu rsor or
blink position goes to the left of the first display line. Bit I_D and bit S of the
Entry_mode_set instruction remain unchanged.
Table 17. Clear_display bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 0 - 00000001 fixed value
Table 18. Return_home bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 0 - 00000010 fixed value
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 33 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10.2.2.3 Entry_mode_set
Bit I_D: When bit I_D = 1 the DDRAM or CGRAM address increment s by 1 when data is
written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the
right.
When bit I_D = 0 the DDRAM or CGRAM address decrements by 1 when data is written
into or read from the DDRAM or CGRAM. The cursor or blink position moves to the left.
The cursor underline and curso r character blink are inhibited when the CGRAM is
accessed.
Bit S: When bit S = 0, the display does not shift.
During DDRAM write, when bit S = 1 and bit I_D = 0, the entire display shifts to the right;
when bit S = 1 and bit I_D = 1, the entire display shifts to the left.
Thus it appears as if the cursor stands still and the display moves. The display does not
shift when reading from the DDRAM, or when writing to or reading from the CGRAM.
10.2.2.4 Display_ctl instructions
Table 19. Entry_mode_set bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 2 - 000001 fixed value
1I_D address increment or decrement
0 DDRAM or CGRAM address decrements by 1,
cursor moves to the left
1 DDRAM or CGRAM address increments by 1,
cursor moves to the right
0S shift display to the left or right
0 display does not shift
1display shifts
Table 20. Display_ctl bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 3 - 00001 fixed value
2D display on or off
0 display is off; chip is in power-down mode
1 display is on
1C cursor on or off
0 cursor is off
1 cursor is on
0B character blink on or off
0 character blink is off
1 character blink is on
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 34 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Bit D: The display is on wh en bit D = 1 and off when bit D = 0. Display data in the DDRAM
is not affected and can be displayed immediately by setting bit D = 1.
When the display is off (bit D = 0) the chip is in partial power-down mode:
•The LCD outputs are connected to VSS
•The VLCD generator and bias generator are tur ned off
Three oscillator cycles are required after sending the ‘display off’ instruction to ensure all
outputs are at VSS, afterwards the oscillator can be stopped. If the oscillator is running
during partial power-down mode (‘display off’) the chip can still execute instructions. Even
lower current consumption is obtained by inhibiting the oscillator (pin OSC to VSS).
To ensure IDD <1A:
•the parallel bus ports DB7 to DB0 should be connected to VDD
•pins RS and R/W should be connected to VDD or left open-circuit
•pin PD should be connected to VDD
Recovery from power-down mode:
•pin PD should be connected back to VSS
•if necessary pin OSC should be connected back to VDD
•a Display_ctl instruction with bit D = 1 should be sent
Bit C: The cursor is displayed when bit C = 1 and inhibited when bit C = 0. Even if the
cursor disappears, bit I_D and bit S (see Section 10.2.2.3) remain in operation during
display data write. The cursor is displayed using 5 dots in the 8th line (see Figure 17).
Bit B: The characte r, indicated by the cursor, blinks when bit B = 1. The character blink is
displayed by switching between display characters and all dots on with a frequency of
10.2.2.5 Curs_disp_shift
fblink fosc
52224
---------------
=
Table 21. Curs_disp_shift bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 4 - 0001 fixed value
3SC cursor move or display shift
0 move cursor
1 shift display
2RL shift or move to the right or left
0 left shift or move
1 right shift or move
1 to 0 - 00 fixed value
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 35 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Bits SC and RL: Curs_disp_shif t moves the cursor position or the display to the right or
left without writing or reading display data. This function is used to correct a character or
move the cursor through the display.
In 2-line displays, the cursor moves to the next line when it passes the last position (40) of
the line. When the displayed dat a is shifted repeatedly all lines shift at the same time;
displayed characters do not shift into the next line.
The address counter content does not change if the only action performed is shift display
(SC = 1) but increments or decrements with the shift cursor (SC = 0).
10.2.2.6 Set_CGRAM
Set_CGRAM: Sets the CGRAM address bit s ACG[5:0] into the address counte r . Dat a can
then be written to or read from the CGRAM.
Remark: The CGRAM address uses th e same ad dr ess register as the DDRAM addre ss.
This register consists of 7 bits. But with the Set_CGRAM command, only bit 5 to bit 0 are
set. Bit 6 can be set using the Set_DDRAM command first, or by using the a uto-increment
feature during CGRAM write. All bits 6 to 0 can be read using the BF_AC instruction.
When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set
(e.g. by an earlier DDRAM write).
10.2.2.7 Set_DDRAM
Set_DDRAM: Set s the DDRAM address bit s ADD[6:0] into the address counter. Data can
then be written to or read from the DDRAM.
Table 22. Set_CGRAM bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 6 - 01 fixed value
5 to 0 ACG 000000 to
111111 set CGRAM address
Table 23. Set_DDRAM bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 - 1 fi x ed value
6 to 0 ADD 0000000 to
1111111 set DDRAM address
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 36 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10.2.3 Extended instructions (bit H = 1)
10.2.3.1 Screen_conf
Screen_conf:
•If bit L = 0, then the two halves of a split screen are connected in a standard way i.e.
column 1/81, 2/82 to 80/160.
•If bit L = 1, then the two halves of a split screen are connected in a mirrored way i.e.
column 1/160, 2/159 to 80/81. This allows single layer PCB or glass layout.
10.2.3.2 Disp_conf
Bit P: The P bit is used to flip the display left to right by mirroring the column data, as
shown in Figure 19. This allows the display to be viewed from behind instead of front and
enhances the flexibility in the assembly of equipment and avoids complicated data
manipulation within the controller.
Table 24. Screen_conf bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 1 - 0000001 fixed value
0L screen configuration
0 split screen standard connection
1 split screen mirrored connection
Table 25. Disp_conf bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 2 - 000001 fixed value
1P display column configuration
0 colum n da ta: left to rig ht;
column data is displayed from column 1 to
column 80
1 column data: right to left;
column data is displayed from column 80 to
column 1
0Q display row configuration
0 row data: top to bottom;
row data is displayed from row 1 to row 16 and
icon row data in row 17 and row 18
in single line mode (SL = 1) row data is displayed
from row 1 to row 8 an d icon row data in row 17
1 row data: bottom to top;
row data is displayed from row 16 to row 1 and
icon row data in row 18 and row 17
in single line mode (SL = 1) row data is displayed
from row 8 to row 1 an d icon row data in row 17
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 37 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Bit Q: The Q bit flips the display top to bottom by mirroring the row data, as shown in
Figure 20.
Combination of bit P and bit Q: A combination of P and Q allows the display to be
rotated horizon tally and vertically by 180 degre e, as shown in Figure 21. This is useful for
viewing the display from the opposite edge.
10.2.3.3 Icon_ctl
Fig 19. Use of bit P
Fig 20. Use of bit Q
Fig 21. Use of bit P and bit Q
DDD
3
3
4
4
DDD
4
4
3
3
DDD
4
4
3
3
Table 26. Icon_ctl bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 3 - 00001 fixed value
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 38 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The PCF2119x can drive up to 160 icons. See Figure 22 and Figure 23 for CGRAM to
icon mapping.
Bit IM: When bit IM = 0, the chip is in character mode. In the character mode characters
and icons are driven (multiplex drive mode 1:18 or 1:9). The VLCD generator, if used,
produces the VLCDOUT voltage programmed with register VA.
When bit IM = 1, the chip is in icon mode. In the icon mode only the icons are driven
(multiplex drive mode 1:2). The VLCD gener ator, if used, produces the VLCDOUT voltage as
programmed with register VB.
Bit IB: Icon blink control is independent of the cursor/character blink function.
When bit IB = 0, the icon blink is disabled. Icon data is stored in CGRAM character 0 to 3
(4 85 = 160 bits for 160 icons).
When bit IB = 1, the icon blink is enabled. In this case each icon is controlled by two bits.
Blink consists of two half phases (corresponding to the cursor on and off phases called
even and odd phases hereafter).
Icon states for the even phase are stored in CGRAM characters 0 to 3
(4 85 = 160 bits for 160 icons). These bits also define icon state when icon blink is not
used (see Table 28).
Icon states for the odd phase are stored in CGRAM character 4 to 7 (another 160 bits for
the 160 icons). When icon blink is disabled CGRAM characters 4 to 7 may be used as
normal CGRAM characters.
2IM icon mode
0 character mode, full display
1 icon mode, only icons displayed
1IB icon blink
0 icon blink disabled
1 icon blink enabled
0DM direct mode
0off
1on
Table 27. Normal/icon mode operation
Bit IM Mode VLCDOUT
0 character mode generated from VA
1 icon mode generated from VB
Table 28. Blink effect for icons and cursor character blink
Parameter Even phase Odd phase
cursor character blink block (all on) normal (display character)
icons state 1; CGRAM character 0 to 3 state 2; CGRAM character 4 to 7
Table 26. Icon_ctl bit description …continued
Bit Symbol Value Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 39 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Bit DM: When DM = 0, the chip is not in the direct mode. Either the internal VLCD
generator or an external voltage may be used to achieve VLCD.
When DM = 1, the chip is in direct mode. The internal VLCD generator is turned of f and the
output VLCDOUT is directly connected to VDD2 (i.e. the VLCD generator supply voltage).
Remark: In direct mode, no external VLCD is possible.
The direct m ode can be used to reduce the cu rrent consump tion when the requ ired output
voltage VLCDOUT is close to the VDD2 supply voltage. This can be the case in icon mode or
in MUX 1:9 (depending on LCD liquid properties).
Fig 22. CGRAM to icon mapping (a)
&2/WR
GLVSOD\
52:
52:
EORFNRIFROXPQV
&2/WR
&2/WR
PJO
CGRAM data: logic 1 of a data bit turns the icon on and logic 0 turns the icon off.
Character codes: bits 0 to 3 define the icon state when icon blink is disabled or during the even phase when icon blink is
enabled. Bits 4 to 7 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is
disabled)
Fig 23. CGRAM to icon mapping (b)
PJN
RGGEOLQN
LFRQYLHZ
RGGEOLQN
HYHQ
HYHQ
HYHQ
HYHQ
HYHQ
HYHQ
06% /6% /6%
06% 06%/6%
LFRQQR SKDVH 52:&2/ FKDUDFWHUFRGHV &*5$0DGGUHVV &*5$0GDWD
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 40 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10.2.3.4 Temp_ctl
The bit-field TC[1:0] selects the temperature coefficient for the internally ge nerated
VLCDOUT (see Table 30).
10.2.3.5 HV_gen
A software configurable voltage multiplier is incorporated in the VLCD generator and can
be set via the HV_gen command. The voltage multiplier control can be used to reduce
current consumption by disconnecting internal voltage multipli er stages, de pending on the
required VLCDOUT output voltage (see Table 32).
10.2.3.6 VLCD_set
Table 29. Temp_ctl bit descrip tion
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 2 - 000100 fixed value
1 to 0 TC[1:0] 00 to 11 temperature coefficient
Table 30. TC[1:0] selection of VLCD temperature coefficient
TC[1:0] Typical value Description
00 0.16 %/K VLCD temperature coefficient 0 (default value)
10 0.18 %/K VLCD temperature coefficient 1
01 0.21 %/K VLCD temperature coefficient 2
11 0.24 %/K VLCD temperature coefficient 3
Table 31. HV_gen bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 to 2 - 010000 fixed value
1 to 0 S[1:0] 00 to 11 voltage multiplier
Table 32. Voltage multiplier control bits
S[1:0] Description
00 set VLCD generator stages to 1 (2 voltage multiplier)
01 set VLCD generator stages to 2 (3 voltage multiplier)
10 set VLCD generator stages to 3 (4 voltage multiplier)
11 do not use
Table 33. VLCD_set bit description
Bit Symbol Value Description
RS - 0 see Table 11
R/W -0
7 - 1 fi x ed value
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 41 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
The VLCD value is calculated with the Equation 2 on page 9. The multiplication factor is
programmed by instruction. Two on-chip registers (VA and VB) hold the multiplication
factor for the characte r mode and the icon mode, respectively. The generated VLCDOUT
value is independent of VDD, allowing battery operation of the chip.
Vx programm ing:
1. Send Function_set instruction with bit H = 1.
2. Send VLCD_set instruction to write to the voltage register:
a. Bit 7 = 1 and bit 6 = 0: bit 5 to bit 0 are the multiplication factor for VLCD of character
mode (VA).
b. Bit 7 = 1 and bit 6 = 1: bit 5 to bit 0 are the multiplication factor for VLCD of icon
mode (VB).
c. Bit 5 to bit 0 = 0 switches VLCD generator off (wh en selected).
d. During ‘display off’/power-down the VLCD generator is also disabled.
3. Send Function_set instruction with bit H = 0 to resume normal programming.
6V set register VA or VB
0 set register VA
1 set register VB
5 to 0 VA or VB000000 to
111111 facto r for calculating VLCD
Table 33. VLCD_set bit description …continued
Bit Symbol Value Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 42 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
11. Basic architecture
11.1 Parallel interface
The PCF2119x can send data in e ither two 4-b it operations or o ne 8-bit opera tion and can
thus interface to 4-bit or 8-bit microcontrollers.
In 8-bit mode da ta is transferr ed as 8-bit bytes using the 8 ports DB7 to DB0. Th ree further
control lines E, RS and R/W ar e re qu ire d .
In 4-bit mode data is transferred in two cycles of 4 bits each using ports DB7 to DB4 for
the transaction. The higher order bits (corresponding to range of bit 7 to bit 4 in 8-bit
mode) are sent in th e first cycle an d the lower or der bits (bit 3 to bit 0 in 8-bit mode) in the
second cycle. Data transfer is complete after two 4-bit data transfers. It should be noted
that two cycles are also required for the busy flag check. 4-bit operation is selected by
instruction (see Figure 24 to Figure 26 for exam ple s of bu s pr otocol).
In 4-bit mode, ports DB3 to DB0 must be left open-circuit. They are pulled up to VDD
internally.
Fig 24. 4-bit transfer example
PJD
56
(
'%
5:
'%
'%
'%
LQVWUXFWLRQ
ZULWH
EXV\IODJDQG
DGGUHVVFRXQWHUUHDG
GDWDUHJLVWHU
UHDG
,5 ,5 %) $& '5 '5
,5 ,5 $& $& '5 '5
,5 ,5 $& $& '5 '5
,5 ,5 $& $& '5 '5
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 43 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
IR7, IR3: instruction 7th, 3rd bit.
AC3: address counter 3rd bit.
D7, D3: data 7th, 3rd bit.
Fig 25. An example of 4-bit dat a transfer timing sequence
PJD
56
(
LQWHUQDO
'%
5:
LQWHUQDORSHUDWLRQ
,5 ,5 $& ' '
QRW
EXV\
$&
EXV\
LQVWUXFWLRQ
ZULWH
EXV\IODJ
FKHFN
EXV\IODJ
FKHFN
LQVWUXFWLRQ
ZULWH
Fig 26. Example of busy flag checking timing sequence
PJD
LQVWUXFWLRQ
ZULWH
EXV\IODJ
FKHFN
EXV\IODJ
FKHFN
EXV\IODJ
FKHFN
LQVWUXFWLRQ
ZULWH
LQWHUQDORSHUDWLRQ
56
(
LQWHUQDO
'%
5:
GDWD EXV\ EXV\ QRW
EXV\ GDWD
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 44 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
11.2 I2C-bus interface
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are the Serial DAta line (SDA) and the Serial CLock line (SCL). Both lines
must be connected to a positive sup ply via pull-up resistors. Data transfer may be initiated
only when the bus is not busy.
Each byte of eight bits is followed by an acknowledge bit. A slave receiver which is
addressed must generate an acknowledge after the reception of each byte.
Also a master receiver must gener ate an acknowledge after the reception of each byte
that has been clocke d ou t of th e sla ve tr an sm itte r.
The device that acknowledge s must pull-down the SDA lin e during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge
related clock pulse (set-up and hold times must be taken into consideration).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge bit on the last byte that has been clocked out of the slave. In this event the
transmitter must leav e th e da ta line HIGH to enable the master to generate a STOP
condition.
Fig 27. System configuration
Fig 28. Bit transfer
Fig 29. Definition of START and STOP conditions
PJD
6'$
6&/
0$67(5
75$160,77(5
5(&(,9(5
0$67(5
75$160,77(5
6/$9(
75$160,77(5
5(&(,9(5
6/$9(
5(&(,9(5
0$67(5
75$160,77(5
5(&(,9(5
PEF
GDWDOLQH
VWDEOH
GDWDYDOLG
FKDQJH
RIGDWD
DOORZHG
6'$
6&/
PEF
6'$
6&/
3
6723FRQGLWLRQ
6'$
6&/
6
67$57FRQGLWLRQ
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 45 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
11.2.1 I2C-bus protocol
Two I2C-bus slave addresses (0111 010 and 0111 011) are rese rved for the
PCF2119x.The entire I2C-bus slave address byte is shown in Table 34.
Bit 1 of the slave address byte, that a PCF2119x will respond to, is defined by the level
tied to its SA0 input (VSS for logic 0 and VDD for logic 1).
Before any data is transmitted on the I2C-bus, the device which should respond is
addressed first. The addressing is always carried out with the first byte transmitted after
the START procedure.
The I2C-bus configuration for the different PCF2119x read and write cycles is shown in
Figure 31 to Figure 33.
The slow down feature of the I2C-bus pr otocol (receiver holds SCL line LOW during
internal operations) is not used in the PCF2119x.
11.2.2 I2C-bus definitions
Definitions:
•Transmitter: the device which sends the data to the bus.
•Receiver: the device which receives the data from the bus.
•Master: the device which initiates a transfer, generates clock signals and ter minates a
transfer.
•Slave: the device addressed by a master.
•Multi-master: more than one master can attempt to control the bus at the same time
without corrupting the message.
Fig 30. Acknowledgement on the I2C-bus
PEF
6
67$57
FRQGLWLRQ
FORFNSXOVHIRU
DFNQRZOHGJHPHQW
QRWDFNQRZOHGJH
DFNQRZOHGJH
GDWDRXWSXW
E\WUDQVPLWWHU
GDWDRXWSXW
E\UHFHLYHU
6&/IURP
PDVWHU
Table 34. I2C slave address byte
Slave address
Bit 7 6 5 4 3 2 1 0
MSB LSB
011101SA0R/W
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 46 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
•Arbitration: procedure to ensure that if more than one master simultaneously tries to
control the bus, only one is allowed to do so and the message is not corrupted.
•Synchronization: proced ur e to synchronize the clock signals of two or more devices.
Fig 31. Master transmits to slave receiver; write mode
PJN
6
$
6 3
$
VODYHDGGUHVV
&21752/%<7( $
&R
'$7$%<7( $&21752/%<7( $
5:
&R XSGDWH
GDWDSRLQWHU
E\WH QE\WHVQE\WHV
'$7$%<7( $
DFNQRZOHGJHPHQW
IURP3&)[
56 56
Last data byte is a dummy byte (may be omitted).
Fig 32. Master reads after setting word address ; writes word address, se t RS; Read_data
PJJ
6
$
6 $
VODYHDGGUHVV
&21752/%<7( $
&R
'$7$%<7( $&21752/%<7( $
5:
&R
&R XSGDWH
GDWDSRLQWHU
XSGDWH
GDWDSRLQWHU
E\WH QE\WHV
QE\WHV ODVWE\WH
QE\WHV
'$7$%<7( $
DFNQRZOHGJHPHQW
6
$
6$ '$7$%<7( $ 3
6/$9(
$''5(66 '$7$%<7(
DFNQRZOHGJHPHQW DFNQRZOHGJHPHQW QRDFNQRZOHGJHPHQW
5:
56 56
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 47 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
11.3 Safety notes
Fig 33. M aster reads slave immediately after first byte; read mode (RS previously
defined)
DDD
&R
6
$
6$ $ 3
'$7$%<7(
ODVWE\WHQE\WHV
XSGDWH
GDWDSRLQWHU
XSGDWH
GDWDSRLQWHU
QRDFNQRZOHGJHPHQW
IURPPDVWHU
DFNQRZOHGJHPHQW
IURPPDVWHU
DFNQRZOHGJHPHQW
IURP3&)[
'$7$%<7(
6/$9(
$''5(66
5:
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
equivalent standards.
CAUTION
Static voltages across the liquid crystal display can build up when the LCD supply voltage
(VLCD) is on while the IC supply voltage (VDD) is off, or vice versa. This may cause unwanted
display artifacts. To avoid such artifacts, VLCD and VDD must be applied or removed together.
CAUTION
Semiconductors are light sensitive. Exposure to light sources can cause the IC to
malfunction. The IC must be protected against li ght. The protection must be applied to all
sides of the IC.
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 48 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
12. Internal circuitry
Table 35. Device protection circuits
Symbol Pin Internal circuit
VDD1 1 to 6
VDD2 7 to 14
VDD3 15 to 18
VSS1 22 to 29
VSS2 30 to 35
VLCDSENSE 36
VLCDIN 44 to 49
VLCDOUT 37 to 43
SCL 151 to 152
SDA 156 to 157
OSC 168
PD 155
POR 154
T1 20
T2 21
T3 153
E19
RS 159
R/W 158
DB0 to DB7 160 to 167
R1 to R18 58, 57 to 51,
142 to 149,
59, 100, 141
C1 to C80 140 to 101,
99 to 60
DDD
9''
966
DDD
9''
966
966
DDD
9''
966
DDD
966
966
DDD
966
DDD
9
''
9
66
DDD
9
/&',1
9
66
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 49 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
13. Limiting values
[1] For all diode protected input and output pins.
[2] Pass level; Human Body Model (HBM) according to Ref. 7 “JESD22-A114”.
[3] Pass level; Machine Model (MM), according to Ref. 8 “JESD22-A115”.
[4] Pass level; latch-up testing according to Ref. 9 “JESD78” at maximum ambient temperature (Tamb(max)).
[5] According to the store and transport requirements (see Ref. 12 “UM10569”) the devices have to be stored
at a temperature of +8 C to +45 C and a humidity of 25 % to 75 %.
Table 36. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD1 supply voltage 1 logic 0.5 +6.5 V
VDD2 supply voltage 2 VLCD generator 0.5 +4.5 V
VDD3 supply voltage 3
VLCD LCD supply voltage 0.5 +7.5 V
VIinput voltage VDD related 0.5 +6.5 V
VLCD related 0.5 +7.5 V
IIinput current DC current [1] 10 +10 mA
IOoutput current DC current [1] 10 +10 mA
IDD supply current 50 +50 mA
ISS ground supply current 50 +50 mA
IDD(LCD) LCD supply current 50 +50 mA
Ptot total power dissipation - 400 mW
Pooutput power dissipation per
output -100 mW
VESD electrostatic discharge voltage HBM [2] -3000 V
MM [3] -300 V
Ilu latch-up current [4] -200 mA
Tstg storage temperature [5] 65 +150 C
Tamb ambient temperature operating
device 40 +85 C
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 50 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
14. Static characteristics
Table 37. Static characteristics
VDD1 = 1.5 V to 5.5 V; VDD2 =V
DD3 = 2.2 V to 4.0 V; VSS =0V;V
LCD = 2.2 V to 6.5 V; Tamb =
40
C to +85
C;
unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Supplies
VDD1 supply voltage 1 logic 1.5 - 5.5 V
VDD2 supply voltage 2 internal VLCD generation;
VLCD >V
DD2 =V
DD3
2.2 - 4.0 V
VDD3 supply voltage 3
VLCD LCD supply voltage pins VLCD, VLCDIN, VLCDOUT 2.2 - 6.5 V
Ground supply current using external VLCD[1]
ISS ground supply current - 70 120 A
VDD =3V; V
LCD =5V [2] -3580A
icon mode; VDD =3V;
VLCD =2.5V [2] -2545A
power-down mode; VDD =3V;
VLCD =2.5V; DB7toDB0,
RS and R/W = 1; OSC = 0;
PD = 1
-0.55A
Ground supply current using internal VLCD[1][3]
ISS ground supply current - 190 400 A
VDD =3V; V
LCD =5V [2] - 135 400 A
icon mode; VDD =2.5V;
VLCD =2.5V [2] -85-A
Logic
VIinput voltage 0.5 - VDD1 +0.5 V
VIL LOW-level input voltage VSS1 -0.3V
DD1 V
VIH HIGH-level input voltage 0.7VDD1 -V
DD1 V
Oscillator input; pin OSC
VIL LOW-level input voltage VSS1 -V
DD1 1.2 V
VIH HIGH-level input voltage VDD1 0.1 - VDD1 V
Data bus; pins DB7 to DB0
IOL LOW-level output current output sink current;
VOL =0.4V; V
DD1 =5V 1.6 4 - mA
IOH HIGH-level output current output source current;
VOH =4V; V
DD1 =5V 18- mA
Ipu pull-up current VI=V
SS1 0.04 0.15 1 A
ILleakage current VI=V
DD1, 2, 3 or VSS1, 2 1- +1A
I2C-bus; pins SDA and SCL
Inputs: pins SDA and SCL
VIinput voltage [4] 0.5 - 5.5 V
VIL LOW-level input voltage 0 - 0.3VDD1 V
VIH HIGH-level input voltage 0.7VDD1 -5.5V
ILI input leakage curren t VI=V
DD1, 2, 3 or VSS1, 2 1- +1A
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 51 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] LCD outputs are open-circuit; inputs at VDD or VSS; bus inactive.
[2] Tamb =25C; fosc(ext) = 200 kHz.
[3] LCD outputs are open-circuit; VLCD generator is on; load current ILCD =5A.
[4] The I2C-bus interface of PCF2119x is 5 V tolerant.
[5] Resistance of output pins (R1 to R18 and C1 to C80) with a load current of 10 A; outputs measured one at a time; external LCD supply
VLCD =3V; V
DD1 =V
DD2 =V
DD3 =3V.
[6] LCD outputs open-circuit; external LCD supply.
Ciinput capacitance - 5 - pF
Output: pin SDA
IOL LOW-level output current output sink current
VOL =0.4V; V
DD1 >2V 3 - - mA
VOL =0.2V
DD1; VDD1 <2V 2 - - mA
LCD outputs
ROoutput resistance row output, pins R1 to R18 [5] -1030k
column output, pins C1 to C80 [5] -1540k
Vbias bias voltage variation on pins R1 to R18 and
C1 to C80 [6] -20130mV
VLCD LCD voltage variation Tamb =25C[3]
VLCD <3V - - 160 mV
VLCD <4V - - 200 mV
VLCD <5V - - 260 mV
VLCD <6V - - 340 mV
Table 37. Static characteristics …continued
VDD1 = 1.5 V to 5.5 V; VDD2 =V
DD3 = 2.2 V to 4.0 V; VSS =0V;V
LCD = 2.2 V to 6.5 V; Tamb =
40
C to +85
C;
unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 52 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
15. Dynamic characteristics
Table 38. Dynamic characteristics
VDD1 = 1.5 V to 5.5 V; VDD2 =V
DD3 = 2.2 V to 4.0 V; VSS =0V; V
LCD = 2.2 V to 6.5 V; Tamb =
40
C to +85
C; unless
otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Clock and oscillator
ffr(LCD) LCD frame frequency internal clock; VDD =5.0V 45 95 147 Hz
fosc oscillator frequency not available at any pin 140 250 450 kHz
fosc(ext) external oscillator frequency 140 - 450 kHz
td(startup)(OSC) start-up delay time on pin OSC oscillator, after power-down [1] -200300s
Timin g characteristics of paralle l inte r f a ce [2]
Write operation (writing data from microcontroller to PCF2119x); see Figure 34
tcy(en) enable cycle time 500 - - ns
tw(en) enable pulse width 220 - - ns
tsu(A) address set-up time 50 - - ns
th(A) address hold time 25 - - ns
tsu(D) data input set-up time 60 - - ns
th(D) data input hold time 25 - - ns
Read operation (reading data from PCF2119x to microcontroller); see Figure 35
tcy(en) enable cycle time 500 - - ns
tw(en) enable pulse width 220 - - ns
tsu(A) address set-up time 50 - - ns
th(A) address hold time 25 - - ns
td(DV) data input valid delay time VDD1 > 2.2 V - - 150 ns
VDD1 > 1.5 V - - 250 ns
th(D) data input hold time 20 - 100 ns
Timing characteri sti cs of I2C-bus interface[2]; see Figure 36
fSCL SCL clock frequency - - 400 kHz
tLOW LOW period of the SCL clock 1.3 - - s
tHIGH HIGH period of the SCL clock 0.6 - - s
tSU;DAT data set-up time 100 - - ns
tHD;DAT data hold time 0 - - ns
trrise time of both SDA and SCL
signals [1][3] 15 + 0.1 Cb- 300 ns
tffall time of both SDA and SCL
signals [1][3] 15 + 0.1 Cb- 300 ns
Cbcapacitive load for each bus
line --400pF
tSU;STA set-up time for a repeated
START condition 0.6 - - s
tHD;STA hold time (repeated) START
condition 0.6 - - s
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 53 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] Tested on sample base.
[2] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an
input voltage swing of VSS to VDD.
[3] Cb= total capacitance of one bus line in pF.
tSU;STO set-up time for STOP condition 0.6 - - s
tSP pulse width of spikes that must
be suppressed by the input
filter
--50ns
tBUF bus free time between a STOP
and START condition 1.3 - - s
Table 38. Dynamic characteristics …continued
VDD1 = 1.5 V to 5.5 V; VDD2 =V
DD3 = 2.2 V to 4.0 V; VSS =0V; V
LCD = 2.2 V to 6.5 V; Tamb =
40
C to +85
C; unless
otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Fig 34. P arallel bus write operation sequence; writing d ata from microcontroller to
PCF2119x
Fig 35. Parallel bus read operation sequence; writing data from PCF2119x to
microcontroller
56
(
'%WR'%
9,+
9,/
9,/ 9,/
9,+
9,/
9,+
9,/
9,+
9,/
9,+
9,/
9,+
9,/ 9,/
WF\HQ
WVX$
WZHQ
WK$
WK$
WK'
WVX'
YDOLGGDWD
PEN
5:
56
(
'%WR'%
9,+ 9,+
9,+
9,/
9,+
9,/
92+
92/
92+
92/
9,+
9,/
9,+
9,/ 9,/
WF\HQ
WVX$
WZHQ
WK$
WK$
WK'
WG'9
PEN
5:
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 54 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16. Application information
16.1 General application information
Experience showed that the external capacitors (Cext) in an application should be
•from pins VLCD to VSS 100 nF and
•for pins VDD to VSS 470 nF.
Higher capacitor values are recommended for ripple reduction, but depending on the
application lower values may also lead to a good optical performance. The most suitable
capacitor values can be found by testing the application and can be applied as long as
they do not violate the specifications given in Section 13 to Section 15. The capacitors
should be placed as close as possible to the display connections on the PCB.
For COG applications the recommended ITO track resistance is to be minimized for the
I/O and supply connections. Optimized values for these tracks are below 50 for the
supply and below 100 for the I/O connections. Higher track resistance reduce
performance and increase current consumption. To avoid accidental triggering of
Power-On Reset (POR) (especially in COG applications), the supplies must be
adequately decoupled. Depending on power supply quality, VDD1 may have to be risen
above the specified minimum.
When external LCD supply voltage is supplied, VLCDOUT should be left open-circuit to
avoid any stray current, and VLCDIN must be connected to VLCDSENSE.
The PCF2119x I2C-bus interface is compatible with systems, where the I2C pull-up
resistors are con n ec te d to a 5 V 10 % supply.
Fig 36. I2C-bus timing diagram
6'$
PJD
6'$
6&/
W6867$
W68672
W+'67$
W%8) W/2:
W+''$7 W+,*+
WU
WI
W68'$7
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 55 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.2 Power supply connections for internal VLCD generation
16.3 Power supply connections for external VLCD generation
Drawings are showing alternative circuits.
Decoupling capacitors are not shown in the drawings.
Fig 37. Recommended VDD connections for internal VLCD generation
The value of the capacitor should be at least 100 nF.
Fig 38. Recommended VLCD connections for internal VLCD generation
9''
9''
9''
966
966
*1'
9WR9
9WR9
DDD
9
''
9
''
9
''
9
66
9
66
*1'
9WR9
DDD
DDD
966
9/&',1
9/&'287
9/&'6(16(
Drawings are showing alternative circuits.
Decoupling capacitors are not shown in the drawings.
Fig 39. Recommended VDD connections for external VLCD gene ration
The value of the capacitor should be at least 100 nF.
Fig 40. Recommended VLCD connections for external VLCD generation
9''
9''
9''
966
966
*1'
9WR9
9WR9
DDD
*1'
DDD
9''
9''
9''
966
966
9WR9
DDD
966
9/&',1
9/&'287
9/&'6(16(
QF
9/&'H[W
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 56 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Remark: When using an external VLCD, the internal VLCD generator must never be
switched on and direct mode must be avoided otherwise damages will occur.
16.4 Information about VLCD connections
VLCDIN — This input is used for generating the 5 LCD bia s levels. It is the power supply for
the bias level buffers.
VLCDOUT — This is the VLCD output if VLCD is generated internally. In this case pin VLCDOUT
must be connec te d to VLCDIN and to VLCDSENSE. If VLCD is generated externally, VLCDOUT
must be left unconnected.
VLCDSENSE — This input is used for the voltage multiplier’s regulation circuitry. When
using the internal VLCD g eneration, this pin must be connected to VLCDOUT and VLCDIN.
When using an external VLCD supply it must be connected to VLCDIN only.
16.5 Reducing current consumption
Reducing current consumption can be achieved by one of the options given in Table 39.
When VLCD lies outside the VDD range and must be generated, it is usually more efficient
to use the on-chip VLCD generator than an external regulator.
16.6 Charge pump characteristics
Typical graphs of the total power consumption of the PCF2119x using the internal charge
pump are illustrated in Figure 41, Figure 42 and Figure 43.
The graphs were obtained under the following conditio ns:
•Tamb = 25 C
•VDD1 = VDD2 = VDD3 = 2.2 V (minimum), 2.7 V (typical) and 4.0 V (maximum)
•Normal mode
•fosc = internal oscillator
•multiplex drive mode 1:18
•Typical current load for ILCD = 10 A.
For each multiplication factor there is a separate line. The line ends where it is not
possible to get a higher voltage under its conditions (a higher multiplication factor is
needed to get highe r voltages).
Connecting different displays may result in different current consumption. This affects the
efficiency and the optimum multiplication factor to be used to generate a certain output
voltage.
Table 39. Reducing current consumption
Original mode Alternative mode
character mode icon mode (control bit IM)
display on display off (control bit D)
VLCD generator operating direct mode
any mode power-down mode (pin PD)
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 57 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
(1) 2 multiplication factor.
(2) 3 multiplication factor.
(3) 4 multiplication factor.
Fig 41. Typical charge pump ch aracteristics (a), VDD =2.2V
(1) 2 multiplication factor.
(2) 3 multiplication factor.
(3) 4 multiplication factor.
Fig 42. Typical charge pump ch aracteristics (b), VDD =2.7V
9
/&'
9
PJZ
,
''
$
PJZ
9
/&'
9
,
''
$
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 58 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.7 Interfaces
(1) 2 multiplication factor.
(2) 3 multiplication factor.
(3) 4 multiplication factor.
Fig 43. Typical charge pump ch aracteristics (c), VDD =4.0V
PJZ
9
/&'
9
,
''
$
Fig 44. Typical application using parallel interface, 4 or 8 bit bus possible
DDD
3&);
&WR&
26&
56'%WR'%
'%WR'%
(
Q)
Q)
5WR5
966
5:
55
9'' 9''
9/&'
966
î&+$5$&7(5
/&'',63/$<
3/86,&216
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 59 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.8 Connections with LCD modules
Fig 45. Application using I2C-bus interface
9''
9''
6&/ 6'$ ,&0$67(5
0,&52&21752//(5
3&);
î&+$5$&7(5
/&'',63/$<
3/86,&216
&WR&
26&
6&/ 6'$
'%6$2
Q)
Q)
55
5WR5
9''
9''
966
9''
9/&'
966
3&);
î&+$5$&7(5
/&'',63/$<
3/86,&216
&WR&
26&
6&/ 6'$
'%6$2
Q)
Q)
55
5WR5
966
9''
966
9''
9/&'
966
PJN
Fig 46. Connecting PCF2119x with 2 16 character LCD
3&);
5
5WR5
&WR&
5WR5
5
,FRQV
DDD
&KDUDFWHUURZ
&KDUDFWHUURZ
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 60 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.9 4-bit operation, 1-line display using external reset
The program must set functions prior to a 4-bit operation (see Table 40). When power is
turned on, 8-bit operation is a utomatically selected and the PCF2119x attempts to perform
the first write as an 8-bit operation. Since nothing is connected to ports DB0 to DB3, a
rewrite is then required. However, since one operation is completed in two accesses of
4-bit operation, a rewrite is required to set the functions (see Table 40 step 3). Thus,
DB4 to DB7 of the Function_set are written twice.
16.10 8-bit operation, 1-line display using external reset
Table 41 and Table 42 show an example of a 1-line display in 8-bit operation. The
PCF2119x func tions must be set by th e Function_set instruction pr ior to display. Since the
DDRAM can store data for 80 characters, the RAM can be used for advertising displays
Fig 47. Connecting PCF2119x with 1 32 character LCD
3&);
5
5WR5
&WR&
5WR5
5
,FRQV
DDD
,FRQV
&WR&
&KDUDFWHUURZ &KDUDFWHUURZ
Table 40. 4-bit operation, 1-line display exam ple; using external reset (character set ‘A’)
Step Instruction Display Operation
RS R/W DB7 DB6 DB5 DB4
1 power supply on initialized by the external reset; no display appears
2 Function_set sets to 4-bit operation; in this instance operation is handled as
8-bit by initialization and only this instruction completes with
one write
000010
3 Function_set sets to 4-bit operation, selects 1-line display and VLCD =V
0;
4-bit operation starts from this point and resettin g i s needed
000010
000000
4 Display_ctl turns display and cursor on; enti re display is blank after
initialization
000000
001110
5 Entry_mode_set sets mode to increment the address by 1 and to shift the cursor
to the right at the time of write to the DDRAM or CGRAM;
display is not shifted
000000
000110
6 Write_dat a to CGRAM/DDRAM writes ‘P’; the DDRAM has already been selected by
initialization at power-on; the cursor is incremented by 1 and
shifted to the right
100101P
100000
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 61 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
when combined with display shift operation. Since the display shift operation changes
display position only an d the DDR AM co nt en ts remain unch a ng ed, display data entered
first can be displayed when the Return_home ope ration is performed.
Table 41. 8-bit operation, 1-line display exam ple; using external reset (character set ‘A’)
Step Instruction Display Operation
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 power supply on initialized by the external reset; no
display appears
2 Function_set sets to 8-bit operation, selects 1-line
display and VLCD =V
0
0000110000
3 Display_ctl turns on display and cursor; entire
display is blank after initiali zation
0000001110
4 Entry_mode_set sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of the write to the
DDRAM/CGRAM; display is not shifted
0000000110
5 Write_data to CGRAM/DDRAM writes ‘P’; the DDRAM has already
been selected by initialization at
power-on; the cursor is incremented
by 1 and shifted to the right
1001010000P
6 Write_data to CGRAM/DDRAM writes ‘H’
1001001000PH
7 to 10 : PHILIP writes ‘ILIP’
11 Write_data to CGRAM/DDRAM writes ‘S’
1001010011PHILIPS
12 Entry_mode_set sets mode for display shift at the time
of write
0000000111PHILIPS
13 Write_data to CGRAM/DDRAM writes space
1000100000HILIPS
14 Write_data to CGRAM/DDRAM writes ‘ M’
1001001101ILIPS M
15 to 19 : MICROK writes ‘ICROK’
20 Write_data to CGRAM/DDRAM writes ‘O’
1001001111MICROKO
21 Curs_disp_shift shifts only the cursor position to the left
0000010000MICROKO
22 Curs_disp_shift shifts only the cursor position to the left
0000010000MICROKO
23 Write_data to CGRAM/DDRAM writes ‘ C’ correction; display moves to
the left
1001000011ICROCO
24 Curs_disp_shift shifts the display and cursor to the
right
0000011100MICROCO
25 Curs_disp_shift shifts only the cursor to the right
0000010100MICROCO
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 62 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
26 Write_data to CGRAM/DDRAM writes ‘ M’
1001001101ICROCOM
27 Return_home returns bo th di sp l ay and cursor to the
original positi on (address 0)
0000000010PHILIPS M
Table 41. 8-bit operation, 1-line display exam ple; using external reset (character set ‘A’) …continued
Step Instruction Display Operation
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Table 42. 8-bit operation, 1-line display and icon example; using external reset (character set ‘A’)
Step Instruction Display Operation
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 power supply on initialized by the external reset; no
display appears
2 Function_set sets to 8-bit operation, selects 1-line
display and VLCD =V
0
0000110000
3 Display_ctl turns on display and cursor; entire
display is blank after initiali zation
0000001110
4 Entry_mode_set sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of the write to the
DD/CGRAM; display is not shifted
0000000110
5 Set_CGRAM sets the CGRAM address to position of
character 0; the CGRAM is selected
0001000000
6 Write_data to CGRAM/DDRAM writes data to CGRAM for icon even
phase; icons appears
1000001010
7 :
8 Set_CGRAM sets the CGRAM address to position of
character 4; the CGRAM is selected
0001110000
9 Write_data to CGRAM/DDRAM writes data to CGRAM for icon odd
phase
1000001010
10 :
11 Function_ set sets bit H = 1
0000110001
12 Icon_ctl icons blink
0000001010
13 Function_set sets bit H = 0
0000110001
14 Set_DDRAM sets the DDRAM address to the first
position; DDRAM is selected
0010000000
15 Write_data to CGRAM/DDRAM writes ‘P’; the cursor is incremented
by 1 and shifted to the right
1001010000P
16 Write_data to CGRAM/DDRAM writes ‘H’
1001001000PH
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 63 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.11 8-bit operation, 2-line display
For a 2-line display the cursor au tomatically moves from the first to the second line after
the 40th digit of the first line has been written. Thus, if there are only 8 characters in the
first line, the DDRAM address must be set after the 8th character is completed
(see Table 43). It should be noted that both lines of the display are always shifted
together; data does not shift from one line to the other.
17 to 21 : PHILIPS writes ‘ILIPS’
22 Return_home returns bo th di sp l ay and curso r to the
original positi on (address 0)
0000000010PHILIPS
Table 42. 8-bit operation, 1-line display and icon example; using external reset (character set ‘A’) …continued
Step Instruction Display Operation
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Table 43. 8-bit operation, 2-line display exam ple; using external reset (character set ‘A’)
Instruction
Step RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display Operation
1 power supply on initialized by the external reset; no
display appears
2 Function_set sets to 8-bit operation; selects 2-line
display and VLCD generator off
0000110100
3 display mode on/off control turns on display and cursor; entire
display is blank after initialization
0000001110
4 Entry_mode_set sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of write to the CG/DDRAM;
display is not shifted
0000000110
5 Write_data to CGRAM/DDRAM writes ‘P’; the DDRAM has already
been selected by initialization at
power-on; the cursor is incremented
by 1 and shifted to the right
1001010000P
6 t o 10 : PHILIP writes ‘HILIP’
11 Write_data to CGRAM/DDRAM writes ‘S’
1001010011PHILIPS
12 Set_DDRAM sets DDRAM address to position the
cursor at the head of the 2nd line
0011000000PHILIPS
13 Write_data to CGRAM/ DDRAM writes ‘M’
1001001101PHILIPS
M
14 to 18 : PHILIPS
MICROC writes ‘ICROC’
19 Write_data to CGRAM/DDRAM writes ‘O’
1001001111PHILIPS
MICROCO
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 64 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.12 I2C-bus operation, 1-line display
A control byte is required with most commands (see Table 44).
20 Write_data to CGRAM/DDRAM sets mode for display shift at the time
of write
0000000111PHILIPS
MICROCO
21 Write_data to CGRAM/DDRAM writes ‘M’; display is shifted to the left;
the first and second lines shift
together
1001001101HILIPS
ICROCOM
22 : :
23 Return_home returns both display and cursor to the
original positi on (address 0)
0000000010PHILIPS
MICROCOM
Table 43. 8-bit operation, 2-line display exam ple; using external reset (character set ‘A’) …continued
Instruction
Step RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display Operation
Table 44. Example of I2C-bus operation; 1-line display (using external reset, assuming pin SA0 = VSS)[1]
Step I2C-bu s byte Display Operation
1I
2C-bus start initialized; no display appears
2 slave add ress for write during the acknowledge cycle SDA will be
pulled-down by the PCF2119x
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
011101001
3 send a control byte for Function_set control byte sets RS for following data bytes
CORS000000Ack
000000001
4 Function_set selects 1-line display and VLCD =V
0; SCL
pulse during acknowledge cycle starts
execution of in stru cti o n
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
001X00001
5 Display_ctl turns on display and cursor; entire display
shows character code 20h (blank in
ASCII-like character sets)
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
000011101
6 Entry_mode_set sets mode to increment the address by 1
and to shift the cursor to the right at the time
of write to the DDRAM or CGRAM; display
is not shif te d
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
000001101
7I
2C-bus start for writing data to DDRAM, RS must be set
to 1; therefore a control byte is needed
8 slave address for write
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
011101001
9 send a control byte for Write_data
CORS000000Ack
010000001
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 65 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
10 Write_data to DDRAM writes ‘P’; the DDRAM has been selected at
power-on; the cursor is incremented by 1
and shifted to the right
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack P
010100001
11 Write_data to DDRAM writes ‘H’
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PH
010010001
12 to 15 : PHILIP writes ‘ILIP’
16 Write_data to DDRAM writes ‘S’
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
010100111
17 optional l2C-bus STOP PHILIPS
18 I2C-bus start PHILIPS
19 slave address for write
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack PHILIPS
011101001
20 control byte
CORS000000AckPHILIPS
100000001
21 Return_ho me sets DDRAM address 0 in address counter
(also returns shifted display to original
position; DDRAM contents unchanged); this
instruction does not update the data register
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
000000101
22 I2C-bus start PHILIPS
23 slave address for read during the acknowledge cycle the content of
the data register is loaded into the internal
I2C-bus interface to be shifted out; in the
previous instruction neither a ‘set address’
nor a Read_data has been performed;
therefore the content of the data register
was unknown; bit R/W has to be set to logic
1 while still in I2C-write mode
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack PHILIPS
011101011
24 control byte for read DDRAM content will be read from following
instructions
CORS000000AckPHILIPS
011000001
25 Read_data: 8 SCL + master acknowledge[2] 8SCL; content loaded into interface
during previous acknowledge cycle is
shifted out over SDA; MSB is DB7; during
master acknowledge content of DDRAM
address 01 is loaded into the I2C-bus
interface
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
XXXXXXXX0
26 Read_data: 8 SCL + master acknowledge[2] 8SCL; code of letter ‘H’ is read first;
during master acknowledge code of ‘I’ is
loaded into the I2C-bus interface
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
010010000
Table 44. Example of I2C-bus operation; 1-line display (using external reset, assuming pin SA0 = VSS)[1] …continued
Step I2C-bu s byte Display Operation
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 66 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] X = don’t care.
[2] SDA is left at high-impedance by the microcontroller during the read acknowledge.
16.13 Initialization
[1] X = don’t care.
27 Read_data: 8 SCL + no master acknowledg e [2] no master acknowledge; after the content of
the I2C-bus interface register is shifted out
no internal action is performed; no new data
is loaded to the interface register, data
register is not updated, address counter is
not incremented and cursor is not shifted
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
010010011
28 I2C-bus STOP PHILIPS
Table 44. Example of I2C-bus operation; 1-line display (using external reset, assuming pin SA0 = VSS)[1] …continued
Step I2C-bu s byte Display Operation
Table 45. Initialization by instruction, 8-bit interface ([1])
Step Instruction Description
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 power-on or unkno wn state
2 wait 2 ms after internal reset has been applied
3 Function_set interface is 8 bits long; BF cannot be checked before
this instruction
000011XXXX
4wait 2ms
5 Function_set interface is 8 bits long; BF cannot be checked before
this instruction
000011XXXX
6 wait more than 40 s
7 Function_set interface is 8 bits long; BF cannot be checked before
this instruction
000011XXXX
BF can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the
specified instruction time (see Table 12)
8 Function_set (interface is 8 bits long) specify number of display lines
0000110M0H
9 Display_ctl display off
0000001000
10 Clear_display
0000000001
11 Entry_mode_set
00000001I_DS
12 initialization ends
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 67 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
16.14 User defined characters and symbols
Up to 16 user defined character s may be stored in the CGRAM. The content of the
CGRAM is lost during power-down, therefore the CGRAM has to be rewritten after every
power-on.
Table 46. Initialization by instruction, 4-bit interface; not applicable for I2C-bus operation
Step Instruction Description
RS R/W DB7 DB6 DB5 DB4
1 power-on or unknown state
2 wait 2 ms after internal reset has been applied
3 Function_set interface is 8 bits long; BF cannot be checked
before this instruction
000011
4wait 2ms
5 Function_set interface is 8 bits long; BF cannot be checked
before this instruction
000011
6 wait more than 40 s
7 Function_set interface is 8 bits long; BF cannot be checked
before this instruction
000011
BF can be checked after the following instructions; when BF is not checked, the waiting time
between instructions is the specified instruction time (see Table 12)
8 Function_set
000010set interface to 4bit long
interface is 8 bit long
9 Function_set
000010set interface to 4bits long
000M0Hspecify number of display line
10 Display_ctl
000000
001000display off
11 Clear_display
000000
000001
12 Entry_mode_set
000000
0001I_DS
:
13 Initializati on ends
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 68 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Below some source code is printe d, which shows h ow a user define d character is de fined
- in this case the euro currency sign. The display used is a 2 lines by 16 char acters display
and the interface is the I2C-bus:
// Write a user defined character into the CGRAM
startI2C();
// PCF2119 slave address for write, SA0 is connected to Vdd
SendI2CAddress(0x76);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, basic instruction set. Next byte will be another command.
i2c_write(0x24);
// Set CGRAM address to 0
i2c_write(0x40);
// Repeated Start condition
startI2C();
SendI2CAddress(0x76);
// RS=1, next byte is a data byte
i2c_write(0x40);
// Here the data bytes to define the character
// Behind the write commands the 5x8 dot matrix is shown, the 1 represents a on pixel.
// The Euro currency character can be recognized by the 0/1 pattern (see
Figure 48
)
i2c_write(0x06); // 00110
i2c_write(0x09); // 01001
i2c_write(0x08); // 01000
i2c_write(0x1E); // 11110
i2c_write(0x1E); // 11110
i2c_write(0x08); // 01000
i2c_write(0x09); // 01001
i2c_write(0x06); // 00110
i2c_stop();
// Until here the definition of the character and writing it into the CGRAM. Now it
// still needs to be displayed. See below.
Fig 48. User defined euro cu rrency sign
DDD
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 69 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
// PCF2119, setting of proper display modes
startI2C();
// PCF2119 slave address for write, SA0 is connected to Vdd
SendI2CAddress(0x76);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, extended instruction set. Next byte will be another
// command.
i2c_write(0x25);
// Set display configuration to right to left, column 80 to 1. Row data displ. top to
// bottom,1 to 16.
i2c_write(0x06);
// Set to character mode, full display, icon blink disabled
i2c_write(0x08);
// Set voltage multiplier to 2
i2c_write(0x40);
// Set Vlcd and store in register VA
i2c_write(0xA0);
// Change from extended instruction set to basic instruction set
i2c_write(0x24);
// Display control: set display on, cursor off, no blink
i2c_write(0x0C);
// Entry mode set, increase DDRAM after access, no shift
i2c_write(0x06);
// Return home, set DDRAM address 0 in address counter
i2c_write(0x02);
// Clear entire display, set DDRAM address to 0 in address counter
i2c_write(0x01);
// Repeated Start condition because RS needs to be changed from 0 to 1
startI2C();
SendI2CAddress(0x76);
// RS=1, next byte is data
i2c_write(0x40);
// Write the character at address 0, which is the previously defined Euro currency
// character
i2c_write(0x00);
i2c_stop();
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 70 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
17. Bare die outline
Fig 49. Bare die outline of PCF2119x
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& -(,7$
3&);
SFI[BGR
%DUHGLHEXPSV 3&);
PP
VFDOH
=
GHWDLO=
$
$
GHWDLO;
H E
GHWDLO<
H
/
E
;
<
(
'
3&
\
[
$0
$0
$0
$0
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 71 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] PCF2119RU/2DB/2 has a PI scratch protection coating, adding 3.6 m to to the die thickness.
Table 47. Dimensions of PCF2119x
Original dimensions are in mm.
Unit (mm) A A1b b1D E e e1L
max 0.0225
nom 0.38[1] 0.0175 0.05 0.1 7.6 1.7 0.07 0.35 0.09
min 0.0125
Table 48. Pin location
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y Description
VDD1 1 +745 274 logic supply voltage 1
VDD1 2 +745 204
VDD1 3 +745 134
VDD1 4 +745 64
VDD1 5 +745 +6
VDD1 6 +745 +76
VDD2 7 +745 +146 VLCD generator supply voltage 2
VDD2 8 +745 +216
VDD2 9 +745 +286
VDD2 10 +745 +356
VDD2 11 +745 +426
VDD2 12 +745 +496
VDD2 13 +745 +566
VDD2 14 +745 +636
VDD3 15 +745 +706
VDD3 16 +745 +776
VDD3 17 +745 +846
VDD3 18 +745 +916
E 19 +745 +986 data bus clock input
T1 20 +745 +1196 test pin 1
T2 21 +745 +1406 t est pin 2
VSS1 22 +745 +1616 ground 1
VSS1 23 +745 +1686
VSS1 24 +745 +1756
VSS1 25 +745 +1826
VSS1 26 +745 +1896
VSS1 27 +745 +1966
VSS1 28 +745 +2036
VSS1 29 +745 +2106
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 72 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
VSS2 30 +745 +2176 ground 2
VSS2 31 +745 +2246
VSS2 32 +745 +2316
VSS2 33 +745 +2386
VSS2 34 +745 +2456
VSS2 35 +745 +2666
VLCDSENSE 36 +745 +2736 input for voltage multiplier regulation
VLCDOUT 37 +745 +2806 VLCD output
VLCDOUT 38 +745 +2876
VLCDOUT 39 +745 +2946
VLCDOUT 40 +745 +3016
VLCDOUT 41 +745 +3086 VLCD output
VLCDOUT 42 +745 +3156
VLCDOUT 43 +745 +3226
VLCDIN 44 +745 +3296 input for generation of LCD bias levels
VLCDIN 45 +745 +3366
VLCDIN 46 +745 +3436
VLCDIN 47 +745 +3506
VLCDIN 48 +745 +3576
VLCDIN 49 +745 +3646
dummy 50 745 +3576 dummy
R8 51 745 +3506 LCD row driver output
R7 52 745 +3436
R6 53 745 +3366
R5 54 745 +3296
R4 55 745 +3226
R3 56 745 +3156
R2 57 745 +3086
R1 58 745 +3016
R17 59 745 +2946
C80 60 745 +2876 LCD column driver output
C79 61 745 +2806
C78 62 745 +2736
C77 63 745 +2666
C76 64 745 +2596
C75 65 745 +2526
C74 66 745 +2456
C73 67 745 +2386
C72 68 745 +2316
C71 69 745 +2246
Table 48. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 73 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
C70 70 745 +2176 LCD column driver output
C69 71 745 +2106
C68 72 745 +2036
C67 73 745 +1966
C66 74 745 +1896
C65 75 745 +1756
C64 76 745 +1686
C63 77 745 +1616
C62 78 745 +1546
C61 79 745 +1476
C60 80 745 +1406
C59 81 745 +1336
C58 82 745 +1266
C57 83 745 +1196
C56 84 745 +1126
C55 85 745 +1056
C54 86 745 +986
C53 87 745 +916
C52 88 745 +846
C51 89 745 +776
C50 90 745 +706
C49 91 745 +636
C48 92 745 +566
C47 93 745 +496
C46 94 745 +426
C45 95 745 +356
C44 96 745 +286
C43 97 745 +216
C42 98 745 +146
C41 99 745 +76
R17DUP 100 745 +6 LCD row driver output
C40 101 745 64 LCD column driver output
C39 102 745 134
C38 103 745 204
C37 104 745 274
C36 105 745 344
C35 106 745 414
C34 107 745 484
C33 108 745 554
C32 109 745 624
Table 48. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 74 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
C31 110 745 694 LCD column driver output
C30 111 745 764
C29 112 745 834
C28 113 745 904
C27 114 745 974
C26 115 745 1044
C25 116 745 1114
C24 117 745 1184
C23 118 745 1254
C22 119 745 1324
C21 120 745 1394
C20 121 745 1464
C19 122 745 1534
C18 123 745 1604
C17 124 745 1674
C16 125 745 1744
C15 126 745 1884
C14 127 745 1954
C13 128 745 2024
C12 129 745 2094
C11 130 745 2164
C10 131 745 2234
C9 132 745 2304
C8 133 745 2374
C7 134 745 2444
C6 135 745 2514
C5 136 745 2584
C4 137 745 2654
C3 138 745 2724
C2 139 745 2794
C1 140 745 2864
R18 141 745 2934 LCD row driver output
R9 142 745 3004
R10 143 745 3074
R11 144 745 3144
R12 145 745 3214
R13 146 745 3284
R14 147 745 3354
R15 148 745 3424
R16 149 745 3494
Table 48. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 75 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
18. Handling information
All input and output pins are protected against ElectroStatic Discharge (ESD) under
normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that
all normal precautions are taken as described in JESD625-A, IEC61340-5 or equivalent
standards.
dummy 150 745 3704 dummy
SCL 151 +745 3704 I2C-bus serial clock input
SCL 152 +745 3634
T3 153 +745 3494 test pi n 3
POR 154 +745 3424 external Power-On Reset (POR) input
PD 155 +745 3214 power-down mode select input
SDA 156 +745 3004 I2C-bus serial data input/outp ut
SDA 157 +745 2934
R/W 158 +745 2584 read /write input
RS 159 +745 2374 regi ster select input
DB0 160 +745 2164 8-bit bidirectional data bus; bit 0
DB1 161 +745 1954 8-bit bidirectional data bus; bit 1
DB2 162 +745 1744 8-bit bidirectional data bus; bit 2
DB3/SA0 163 +745 1534 8-bit bidirectional data bus; bit 3
DB4 164 +745 1324 8-bit bidirectional data bus; bit 4
DB5 165 +745 1114 8-bit bidirectional data bus; bit 5
DB6 166 +745 904 8-bit bidirectional data bus; bit 6
DB7 167 +745 694 8-bit bidirectional data bus; bit 7
OSC 168 +745 484 oscillator or external clock input
Table 49. Alignment mark location
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y
AM1 - +745 2689
AM2 - +745 +2561
AM3 - 745 +3681
AM4 - 745 3599
Table 48. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in
m).
Symbol Pin X Y Description
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 76 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
19. Packing information
19.1 Packing information on the tray
Schematic drawing, not drawn to scale. For dimensions see Table 50. Tray has pockets on both, front side and back side.
Fig 50. Details of the 3 inch tray
+
GHWDLO<
GHWDLO;
<
;
(
0
1
2
/
*
)
()
-$
.
6(&7,21$$
%
'
$
&
$
'LPHQVLRQVLQPP DDD
[
\
\
[
GL
H
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 77 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Table 50. Specification of 3 inch tray details
Tray details are shown in Figure 50. Nominal value s without production tolerances.
Tray details
Dimensions
ABCDEFGHJ KLMNOUnit
9.5 3.0 7.69 1.81 76.0 68.0 57.0 6.5 9.5 63 4.2 2.6 3.2 0.50 mm
Number of pockets
x direction y direction
722
The orientation of the IC in a pocket is indicated by the position of the IC type name on the die
surface with respect to the chamfer on the upper right corner of the tray. Refer to Figure 49 on
page 70 for the orientating and position of the type name on the die surface.
Fig 51. Die alignment in the 3 inch tray
DDM
PDUNLQJFRGH
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCF2119X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 Ap ril 2015 78 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
20. Appendix
20.1 LCD character driver selection
Table 51. Selection of LCD character drivers
Type name Number of Character
set VDD1 (V) VDD2 (V) VLCD (V) ffr (Hz) VLCD (V)
charge
pump
VLCD (V)
temp.
comp
Tamb (C) Interface AEC-
Q100
Lines Characters Icons
PCF2113AU 1 24 2 12 - 120 A 1.8 to 5.5 2.2 to 4 2 .2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2113DU 1 24 2 12 - 120 D 1.8 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2113EU 1 24 2 12 - 120 E 1.8 to 5.5 2.2 to 4 2 .2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2113WU 1 24 2 12 - 120 W 1.8 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2116AU 1 24 2 24 4 12 - A 2.5 to 6 2.5 to 6 3.5 to 9 65 Y N 40 to 85 I2C /
Parallel N
PCF2116CU 1 24 2 24 4 12 - C 2.5 to 6 2.5 to 6 3.5 to 9 65 Y N 40 to 85 I2C /
Parallel N
PCF2119AU 1 32 2 16 - 160 A 1.5 to 5.5 2.2 to 4 2 .2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2119DU 1 32 2 16 - 160 D 1.5 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2119FU 1 32 2 16 - 160 F 1.5 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2119IU 1 32 2 16 - 160 I 1.5 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2119RU 1 32 2 16 - 160 R 1.5 to 5.5 2.2 to 4 2.2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF2119SU 1 32 2 16 - 160 S 1.5 to 5.5 2.2 to 4 2 .2 to 6.5 95 Y Y 40 to 85 I2C /
Parallel N
PCF21219DUGR 1 32 2 16 - 160 R 1.5 to 5.5 2.2 to 4 2.2 to 6.5 220 Y Y 40 to 85 I2C /
Parallel N
PCA2117DUGR 1 40 2 20 - 200 R 2.5 to 5.5 2.5 to 5.5 4 to 16 45 to 360[1] YY40 to 105 I2C / SPI Y
PCA2117DUGS 1 40 2 20 - 200 S 2.5 to 5.5 2.5 to 5.5 4 to 16 45 to 360[1] YY40 to 105 I2C / SPI Y
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCF2119X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 Ap ril 2015 79 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
[1] Software programmable.
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 80 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
21. Abbreviations
Table 52. Abbreviations
Acronym Description
CGRAM Character Generator RAM
CGROM Character Generator ROM
CMOS Complementary Metal-Oxide Semiconductor
COG Chip-On-Glass
DC Direct Current
DDRAM Display Data RAM
HBM Human Body Mo del
I2C I nter-Integrated Circuit
IC Integrated Circuit
ITO Indium Tin Oxide
LCD Liquid Crystal Display
LSB Least Significant Bit
MM Machine Mode l
MSB Most Significant Bit
MUX Multiplexer
PCB Printed-Circuit Board
PI Polyimide
POR Power-On Reset
RAM Random Access Memory
RMS Root Mean Squa re
ROM Read Only Memory
SCL Serial CLock line
SDA Serial DAta line
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 81 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
22. References
[1] AN10170 — Design guidelines for COG modules with NXP monochrome LCD
drivers
[2] AN10706 — Handling bare die
[3] AN10853 — ESD and EMC sensitivity of IC
[4] AN11267 — EMC and system level ESD design guidelines for LCD drivers
[5] IEC 6013 4 — Rating syst ems for electronic tubes and valves and analogous
semiconductor devices
[6] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena
[7] JESD22-A11 4 — Electrostatic Discharge (ESD) Sensitiv ity Testing Human Body
Model (HBM)
[8] JESD22-A11 5 — Electrostatic Discharge (ESD) Sensitivity Testing Machine Model
(MM)
[9] JESD78 — IC Latch-Up Test
[10] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive
(ESDS) Devices
[11] UM10204 — I2C-bus specification and user manual
[12] UM10569 — Store and transport requirements
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 82 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
23. Revision history
Table 53. Revision history
Document ID Release date Data sheet status Change notice Supersedes
PCF2119X v.12 20150416 Product data sheet - PCF2119X v.11
Modifications: •The format of this data sheet has been redesigned to comply with the new identity guidelines
of NXP Semiconductors.
•Legal texts have been adapted to the new company name where appropriate.
•Adjusted description in Section 16.1
•Corrected description of the dummy pins in Table 4 and Table 48
PCF2119X v.11 20130715 Product data sheet - PCF2119X v.10
PCF2119X v.10 20111031 Product data sheet - PCF2119X v.9
PCF2119X v.9 20110414 Product data sheet - PCF2119X v.8
PCF2119X v.8 20110404 Product data sheet - PCF2119X v.7
PCF2119X v. 7 20101115 Product data sheet - PCF2119X v.6
PCF2119X v.6 20100908 Product data sheet - PCF2119X_5
PCF2119X_5 2009 0813 Product data sheet - PCF2119X_4
PCF2119X_4 20030130 Product specification - PCF2119X_3
PCF2119X_3 20020116 Product specifi ca tion - PCF2119X_2
PCF2119X_2 19990302 Product specification - PCF2119X_1
PCF2119X_1 19971121 Objective specification - -
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 83 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
24. Legal information
24.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
24.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sh eet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semicond uctors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall pre va il.
Product specificat ion — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
24.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Se miconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability t owards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and with out
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in perso nal injury, death or severe prop erty or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconducto rs products in such equipment or
applications and ther efore such inclu sion and/or use is at the cu stomer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using NXP Semiconductors product s, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suit able and fit for t he customer’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any def ault,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconduc tors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or inte llectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contain s the product specification.
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 84 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It i s neit her qualif ied nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such au tomotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive appl ications beyond NXP Semiconductors’
standard warrant y and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Bare die — All die are tested on compliance with their related technical
specifications as stated in this data sheet up to the point of wafer sawing and
are handled in accordance with the NXP Semiconductors storage and
transportation conditions. If there are data sheet limits no t guaranteed, these
will be separately indicated in the data sheet. There are no post-packing tests
performed on individual die or wafers.
NXP Semiconductors has no control of third party procedures in the sawing,
handling, packing or assembly of the die. Accordingly, NXP Semiconductors
assumes no liability for device functionality or performance of the die or
systems after third party sawing, handling, packing or assembly of the die. It
is the responsibility of the customer to test and qua lify their application in
which the die is used.
All die sales are conditione d upon and sub ject to the custo mer enter ing into a
written die sale agreement with NXP Semiconductors through its legal
department.
24.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
I2C-bus — logo is a trademark of NXP Semi conductors N.V.
25. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 85 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
26. Tables
Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . .3
Table 2. Ordering options. . . . . . . . . . . . . . . . . . . . . . . . .3
Table 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .3
Table 4. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .6
Table 5. State after reset . . . . . . . . . . . . . . . . . . . . . . . . .9
Table 6. Values of VA and VB and the corresponding VLCD
values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Table 7. Bias levels as a function of multiplex rate . . . .11
Table 8. Address space and wrap-around operation . . .18
Tab le 9. Instruction set for I2C-bus commands . . . . . . .27
Table 10. Control byte bit description . . . . . . . . . . . . . . .27
Table 11. Register access selection. . . . . . . . . . . . . . . . .28
Table 12. Instruction register overview . . . . . . . . . . . . . .29
Table 13. Function_set bit description . . . . . . . . . . . . . . .29
Table 14. BF_AC bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Table 15. Read_data bit description . . . . . . . . . . . . . . . .31
Table 16. Write_data bit description . . . . . . . . . . . . . . . .31
Table 17. Clear_display bit description . . . . . . . . . . . . . .32
Table 18. Return_home bit description . . . . . . . . . . . . . .32
Table 19. Entry_mode_set bit description . . . . . . . . . . . .33
Table 20. Display_ctl bit description . . . . . . . . . . . . . . . .33
Table 21. Curs_disp_shift bit description . . . . . . . . . . . . .34
Table 22. Set_CGRAM bit description . . . . . . . . . . . . . . .35
Table 23. Set_DDRAM bit description . . . . . . . . . . . . . . .35
Table 24. Screen_conf bit description . . . . . . . . . . . . . . .36
Table 25. Disp_conf bit description . . . . . . . . . . . . . . . . .36
Table 26. Icon_ctl bit description . . . . . . . . . . . . . . . . . . .37
Table 27. Normal/icon mode operation . . . . . . . . . . . . . .38
Table 28. Blink effect for icons and cursor character
blink . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
Table 29. Temp_ctl bit description . . . . . . . . . . . . . . . . . .40
Table 30. TC[1:0] selection of VLCD temperature
coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Table 31. HV_gen bit description . . . . . . . . . . . . . . . . . .40
Table 32. Voltage multiplier control bits . . . . . . . . . . . . . .40
Table 33. VLCD_set bit description . . . . . . . . . . . . . . . . .40
Table 34. I2C slave address byte . . . . . . . . . . . . . . . . . . .45
Table 35. Device protection circuits . . . . . . . . . . . . . . . . .48
Table 36. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .49
Table 37. Static characteristics . . . . . . . . . . . . . . . . . . . .50
Table 38. Dynamic characteristics . . . . . . . . . . . . . . . . . .5 2
Table 39. Reducing current consumption . . . . . . . . . . . .56
Table 40. 4-bit operation, 1-line display example; using
external reset (character set ‘A’) . . . . . . . . . . .60
Table 41. 8-bit operation, 1-line display example; using
external reset (character set ‘A’) . . . . . . . . . . .61
Table 42. 8-bit operation, 1-line disp lay and icon example;
using external reset (character set ‘A’) . . . . . .62
Table 43. 8-bit operation, 2-line display example; using
external reset (character set ‘A’) . . . . . . . . . . .63
Table 44. Example of I2C-bus operation; 1-line display
(using external reset, assuming pin
SA0 = VSS)[1] . . . . . . . . . . . . . . . . . . . . . . . . . .64
Table 45. Initialization by instruction, 8-bit interface ([1]) .66
Ta ble 46. Initialization by instruction, 4-bit interface; not
applicable for I2C-bus operation . . . . . . . . . . .67
Table 47. Dimensions of PCF2119x . . . . . . . . . . . . . . . . 71
Table 48. Pin location . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 49. Alignment mark location . . . . . . . . . . . . . . . . . 75
Table 50. Specification of 3 inch tray details . . . . . . . . . . 77
Table 51. Selection of LCD character drivers . . . . . . . . . 78
Table 52. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 53. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 82
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 86 of 88
NXP Semiconductors PCF2119x
LCD controllers/drivers
27. Figures
Fig 1. Block diagram of PCF2119x . . . . . . . . . . . . . . . . .4
Fig 2. Pinning diagram of PCF2119x (bare die). . . . . . . .5
Fig 3. Electro-optical characteristic: relative transmission
curve of the liquid . . . . . . . . . . . . . . . . . . . . . . . . .13
Fig 4. Waveforms for the 1:18 multiplex drive mode
with 5 bias levels; character mode. . . . . . . . . . . .14
Fig 5. Waveforms for the 1:9 multiplex drive mode
with 5 bias levels; character mode, R9 to R16 and
R18 open. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Fig 6. Waveforms for the 1:2 multiplex drive mode
with 4 bias levels; icon mode. . . . . . . . . . . . . . . .16
Fig 7. DDRAM to display mapping: no shift. . . . . . . . . .17
Fig 8. DDRAM to display mapping: right shift . . . . . . . .17
Fig 9. DDRAM to display mapping: left shift . . . . . . . . .18
Fig 10. Character set ‘A’ in CGROM . . . . . . . . . . . . . . . .19
Fig 11. Character set ‘D’ in CGROM . . . . . . . . . . . . . . . .20
Fig 12. Character set ‘F’ in CGROM . . . . . . . . . . . . . . . .21
Fig 13. Character set ‘I’ in CGROM. . . . . . . . . . . . . . . . .22
Fig 14. Character set ‘R’ in CGROM . . . . . . . . . . . . . . . .23
Fig 15. Character set ‘S’ in CGROM . . . . . . . . . . . . . . . .24
Fig 16. Relationship between CGRAM addresses,
data and display patterns. . . . . . . . . . . . . . . . . . .25
Fig 17. Cursor and blink display examples . . . . . . . . . . .26
Fig 18. Example of displays with icons . . . . . . . . . . . . . .26
Fig 19. Use of bit P . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
Fig 20. Use of bit Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
Fig 21. Use of bit P and bit Q. . . . . . . . . . . . . . . . . . . . . .37
Fig 22. CGRAM to icon mapping (a) . . . . . . . . . . . . . . . .39
Fig 23. CGRAM to icon mapping (b) . . . . . . . . . . . . . . . .39
Fig 24. 4-bit transfer example . . . . . . . . . . . . . . . . . . . . .42
Fig 25. An example of 4-bit data transfer timing
sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43
Fig 26. Example of busy flag checking timing sequence.43
Fig 27. System configuration . . . . . . . . . . . . . . . . . . . . . .44
Fig 28. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44
Fig 29. Definition of START and STOP conditions. . . . . .44
Fig 30. Acknowledgement on the I2C-bus . . . . . . . . . . . .45
Fig 31. Master transmits to slave receiver; write mode . .46
Fig 32. Master reads after setting word address; writes word
address, set RS; Read_data . . . . . . . . . . . . . . . .46
Fig 33. Master reads slave immediately after first byte;
read mode (RS previously defined) . . . . . . . . . . .47
Fig 34. Parallel bus write operation seq uence; writing
data from microcontroller to PCF2119x . . . . . . . .53
Fig 35. Parallel bus read operation sequence; writing
data from PCF2119x to microcontroller . . . . . . . .53
Fig 36. I2C-bus timing diagram . . . . . . . . . . . . . . . . . . . .54
Fig 37. Recommended VDD conn ections for internal
VLCD generation. . . . . . . . . . . . . . . . . . . . . . . . . .55
Fig 38. Recommended VLCD connections for internal
VLCD generation. . . . . . . . . . . . . . . . . . . . . . . . . .55
Fig 39. Recommended VDD conn ections for external
VLCD generation. . . . . . . . . . . . . . . . . . . . . . . . . .55
Fig 40. Recommended VLCD connections for external
VLCD generation. . . . . . . . . . . . . . . . . . . . . . . . . .55
Fig 41. Typical charge pump characteristics (a),
VDD = 2.2 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Fig 42. Typical charge pump characteristics (b),
VDD = 2.7 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Fig 43. Typical charge pump characteristics (c),
VDD = 4.0 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Fig 44. Typical applicatio n us ing parallel interface,
4 or 8 bit bus possible. . . . . . . . . . . . . . . . . . . . . 58
Fig 45. Application using I2C-bus interface. . . . . . . . . . . 59
Fig 46. Connecting PCF2119x with 2 16 character
LCD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Fig 47. Connecting PCF2119x with 1 32 character
LCD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Fig 48. User defined euro currency sign. . . . . . . . . . . . . 68
Fig 49. Bare die outline of PCF2119x . . . . . . . . . . . . . . . 70
Fig 50. Details of the 3 inch tray . . . . . . . . . . . . . . . . . . . 76
Fig 51. Die alig nment in the 3 inch tray. . . . . . . . . . . . . . 77
PCF21 19X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 12 — 16 April 2015 87 of 88
continued >>
NXP Semiconductors PCF2119x
LCD controllers/drivers
28. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
4 Ordering information. . . . . . . . . . . . . . . . . . . . . 3
4.1 Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 3
5 Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Pinning information. . . . . . . . . . . . . . . . . . . . . . 5
7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
8 Functional description . . . . . . . . . . . . . . . . . . . 8
8.1 Oscillator and timing generator. . . . . . . . . . . . . 8
8.1.1 Timing generator. . . . . . . . . . . . . . . . . . . . . . . . 8
8.1.2 Internal clock . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8.1.3 External clock . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8.2 Reset function and Power-On Reset (POR). . . 8
8.3 Power-down mode . . . . . . . . . . . . . . . . . . . . . . 9
8.4 LCD supply voltage generator . . . . . . . . . . . . . 9
8.4.1 Programming range s . . . . . . . . . . . . . . . . . . . 10
8.5 LCD bias voltage generator . . . . . . . . . . . . . . 11
8.5.1 Electro-optical performance . . . . . . . . . . . . . . 12
8.6 LCD row and column drivers . . . . . . . . . . . . . 13
9 Display data RAM and ROM . . . . . . . . . . . . . . 17
9.1 DDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
9.2 CGROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9.3 CGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
9.4 Cursor control circuit. . . . . . . . . . . . . . . . . . . . 26
10 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
10.1 Data register. . . . . . . . . . . . . . . . . . . . . . . . . . 28
10.2 Instruction register . . . . . . . . . . . . . . . . . . . . . 28
10.2.1 Basic instructions (bit H = 0 or 1) . . . . . . . . . . 29
10.2.1.1 Function_set. . . . . . . . . . . . . . . . . . . . . . . . . . 29
10.2.1.2 BF_AC instructions. . . . . . . . . . . . . . . . . . . . . 30
10.2.1.3 Read_data . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
10.2.1.4 Write_data . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
10.2.2 Standard instructions (bit H = 0). . . . . . . . . . . 32
10.2.2.1 Clear_display . . . . . . . . . . . . . . . . . . . . . . . . . 32
10.2.2.2 Return_home . . . . . . . . . . . . . . . . . . . . . . . . . 32
10.2.2.3 Entry_mode_set . . . . . . . . . . . . . . . . . . . . . . . 33
10.2.2.4 Display_ctl instructions. . . . . . . . . . . . . . . . . . 33
10.2.2.5 Curs_disp_shift. . . . . . . . . . . . . . . . . . . . . . . . 34
10.2.2.6 Set_CGRAM. . . . . . . . . . . . . . . . . . . . . . . . . . 35
10.2.2.7 Set_DDRAM. . . . . . . . . . . . . . . . . . . . . . . . . . 35
10.2.3 Extended instructions (bit H = 1) . . . . . . . . . . 36
10.2.3.1 Screen_conf . . . . . . . . . . . . . . . . . . . . . . . . . . 36
10.2.3.2 Disp_conf . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
10.2.3.3 Icon_ctl. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
10.2.3.4 Temp_ctl. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
10.2.3.5 HV_gen . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
10.2.3.6 VLCD_set. . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
11 Basic architecture. . . . . . . . . . . . . . . . . . . . . . 42
11.1 Parallel interface . . . . . . . . . . . . . . . . . . . . . . 42
11.2 I2C-bus interface . . . . . . . . . . . . . . . . . . . . . . 44
11.2.1 I2C-bus protocol. . . . . . . . . . . . . . . . . . . . . . . 45
11.2.2 I2C-bus definitions . . . . . . . . . . . . . . . . . . . . . 45
11.3 Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . 47
12 Internal circuitry . . . . . . . . . . . . . . . . . . . . . . . 48
13 Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 49
14 Static characteristics . . . . . . . . . . . . . . . . . . . 50
15 Dynamic characteristics. . . . . . . . . . . . . . . . . 52
16 Application information . . . . . . . . . . . . . . . . . 54
16.1 General application information. . . . . . . . . . . 54
16.2 Power supply connections for internal VLCD
generation . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
16.3 Power supply connections for external VLCD
generation . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
16.4 Information about VLCD connections . . . . . . . 56
16.5 Reducing current consumption . . . . . . . . . . . 56
16.6 Charge pump characteristics. . . . . . . . . . . . . 56
16.7 Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
16.8 Co nnections with LCD modules. . . . . . . . . . . 59
16.9 4-bit operation, 1-line disp lay using external
reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
16.10 8-bit operation, 1-line disp lay using external
reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
16.11 8-bit operation, 2-line display. . . . . . . . . . . . . 63
16.12 I2C-bus operation, 1-line display . . . . . . . . . . 64
16.13 Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . 66
16.14 User defined characters and symbols . . . . . . 67
17 Bare die outline. . . . . . . . . . . . . . . . . . . . . . . . 70
18 Handling information . . . . . . . . . . . . . . . . . . . 75
19 Packing information . . . . . . . . . . . . . . . . . . . . 76
19.1 Packing information on the tray . . . . . . . . . . . 76
20 Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
20.1 LCD character driver selection. . . . . . . . . . . . 78
21 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 80
22 References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
23 Revision history . . . . . . . . . . . . . . . . . . . . . . . 82
24 Legal information . . . . . . . . . . . . . . . . . . . . . . 83
24.1 Data sheet status. . . . . . . . . . . . . . . . . . . . . . 83
24.2 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
NXP Semiconductors PCF2119x
LCD controllers/drivers
© NXP Semiconductors N.V. 2015 . All r ights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 16 April 2015
Document identifier: PC F211 9X
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
24.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 83
24.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 84
25 Contact information. . . . . . . . . . . . . . . . . . . . . 84
26 Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
27 Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
28 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
